EP3293725B1 - Display device and driving method thereof - Google Patents

Display device and driving method thereof Download PDF

Info

Publication number
EP3293725B1
EP3293725B1 EP17188152.7A EP17188152A EP3293725B1 EP 3293725 B1 EP3293725 B1 EP 3293725B1 EP 17188152 A EP17188152 A EP 17188152A EP 3293725 B1 EP3293725 B1 EP 3293725B1
Authority
EP
European Patent Office
Prior art keywords
scan
signal
data
supplied
lines
Prior art date
Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
Active
Application number
EP17188152.7A
Other languages
German (de)
English (en)
French (fr)
Other versions
EP3293725A1 (en
Inventor
Jae Sic Lee
Seung Yeon Cho
Sang Moo Choi
Current Assignee (The listed assignees may be inaccurate. Google has not performed a legal analysis and makes no representation or warranty as to the accuracy of the list.)
Samsung Display Co Ltd
Original Assignee
Samsung Display Co Ltd
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by Samsung Display Co Ltd filed Critical Samsung Display Co Ltd
Publication of EP3293725A1 publication Critical patent/EP3293725A1/en
Application granted granted Critical
Publication of EP3293725B1 publication Critical patent/EP3293725B1/en
Active legal-status Critical Current
Anticipated expiration legal-status Critical

Links

Images

Classifications

    • G—PHYSICS
    • G09—EDUCATION; CRYPTOGRAPHY; DISPLAY; ADVERTISING; SEALS
    • G09G—ARRANGEMENTS OR CIRCUITS FOR CONTROL OF INDICATING DEVICES USING STATIC MEANS TO PRESENT VARIABLE INFORMATION
    • G09G3/00—Control arrangements or circuits, of interest only in connection with visual indicators other than cathode-ray tubes
    • G09G3/20—Control arrangements or circuits, of interest only in connection with visual indicators other than cathode-ray tubes for presentation of an assembly of a number of characters, e.g. a page, by composing the assembly by combination of individual elements arranged in a matrix no fixed position being assigned to or needed to be assigned to the individual characters or partial characters
    • G09G3/22—Control arrangements or circuits, of interest only in connection with visual indicators other than cathode-ray tubes for presentation of an assembly of a number of characters, e.g. a page, by composing the assembly by combination of individual elements arranged in a matrix no fixed position being assigned to or needed to be assigned to the individual characters or partial characters using controlled light sources
    • G09G3/30—Control arrangements or circuits, of interest only in connection with visual indicators other than cathode-ray tubes for presentation of an assembly of a number of characters, e.g. a page, by composing the assembly by combination of individual elements arranged in a matrix no fixed position being assigned to or needed to be assigned to the individual characters or partial characters using controlled light sources using electroluminescent panels
    • G09G3/32—Control arrangements or circuits, of interest only in connection with visual indicators other than cathode-ray tubes for presentation of an assembly of a number of characters, e.g. a page, by composing the assembly by combination of individual elements arranged in a matrix no fixed position being assigned to or needed to be assigned to the individual characters or partial characters using controlled light sources using electroluminescent panels semiconductive, e.g. using light-emitting diodes [LED]
    • G09G3/3208—Control arrangements or circuits, of interest only in connection with visual indicators other than cathode-ray tubes for presentation of an assembly of a number of characters, e.g. a page, by composing the assembly by combination of individual elements arranged in a matrix no fixed position being assigned to or needed to be assigned to the individual characters or partial characters using controlled light sources using electroluminescent panels semiconductive, e.g. using light-emitting diodes [LED] organic, e.g. using organic light-emitting diodes [OLED]
    • G09G3/3266—Details of drivers for scan electrodes
    • G—PHYSICS
    • G09—EDUCATION; CRYPTOGRAPHY; DISPLAY; ADVERTISING; SEALS
    • G09G—ARRANGEMENTS OR CIRCUITS FOR CONTROL OF INDICATING DEVICES USING STATIC MEANS TO PRESENT VARIABLE INFORMATION
    • G09G3/00—Control arrangements or circuits, of interest only in connection with visual indicators other than cathode-ray tubes
    • G09G3/20—Control arrangements or circuits, of interest only in connection with visual indicators other than cathode-ray tubes for presentation of an assembly of a number of characters, e.g. a page, by composing the assembly by combination of individual elements arranged in a matrix no fixed position being assigned to or needed to be assigned to the individual characters or partial characters
    • G09G3/22—Control arrangements or circuits, of interest only in connection with visual indicators other than cathode-ray tubes for presentation of an assembly of a number of characters, e.g. a page, by composing the assembly by combination of individual elements arranged in a matrix no fixed position being assigned to or needed to be assigned to the individual characters or partial characters using controlled light sources
    • G09G3/30—Control arrangements or circuits, of interest only in connection with visual indicators other than cathode-ray tubes for presentation of an assembly of a number of characters, e.g. a page, by composing the assembly by combination of individual elements arranged in a matrix no fixed position being assigned to or needed to be assigned to the individual characters or partial characters using controlled light sources using electroluminescent panels
    • G09G3/32—Control arrangements or circuits, of interest only in connection with visual indicators other than cathode-ray tubes for presentation of an assembly of a number of characters, e.g. a page, by composing the assembly by combination of individual elements arranged in a matrix no fixed position being assigned to or needed to be assigned to the individual characters or partial characters using controlled light sources using electroluminescent panels semiconductive, e.g. using light-emitting diodes [LED]
    • G09G3/3208—Control arrangements or circuits, of interest only in connection with visual indicators other than cathode-ray tubes for presentation of an assembly of a number of characters, e.g. a page, by composing the assembly by combination of individual elements arranged in a matrix no fixed position being assigned to or needed to be assigned to the individual characters or partial characters using controlled light sources using electroluminescent panels semiconductive, e.g. using light-emitting diodes [LED] organic, e.g. using organic light-emitting diodes [OLED]
    • G09G3/3225—Control arrangements or circuits, of interest only in connection with visual indicators other than cathode-ray tubes for presentation of an assembly of a number of characters, e.g. a page, by composing the assembly by combination of individual elements arranged in a matrix no fixed position being assigned to or needed to be assigned to the individual characters or partial characters using controlled light sources using electroluminescent panels semiconductive, e.g. using light-emitting diodes [LED] organic, e.g. using organic light-emitting diodes [OLED] using an active matrix
    • G09G3/3233—Control arrangements or circuits, of interest only in connection with visual indicators other than cathode-ray tubes for presentation of an assembly of a number of characters, e.g. a page, by composing the assembly by combination of individual elements arranged in a matrix no fixed position being assigned to or needed to be assigned to the individual characters or partial characters using controlled light sources using electroluminescent panels semiconductive, e.g. using light-emitting diodes [LED] organic, e.g. using organic light-emitting diodes [OLED] using an active matrix with pixel circuitry controlling the current through the light-emitting element
    • G—PHYSICS
    • G09—EDUCATION; CRYPTOGRAPHY; DISPLAY; ADVERTISING; SEALS
    • G09G—ARRANGEMENTS OR CIRCUITS FOR CONTROL OF INDICATING DEVICES USING STATIC MEANS TO PRESENT VARIABLE INFORMATION
    • G09G3/00—Control arrangements or circuits, of interest only in connection with visual indicators other than cathode-ray tubes
    • G09G3/20—Control arrangements or circuits, of interest only in connection with visual indicators other than cathode-ray tubes for presentation of an assembly of a number of characters, e.g. a page, by composing the assembly by combination of individual elements arranged in a matrix no fixed position being assigned to or needed to be assigned to the individual characters or partial characters
    • G09G3/22—Control arrangements or circuits, of interest only in connection with visual indicators other than cathode-ray tubes for presentation of an assembly of a number of characters, e.g. a page, by composing the assembly by combination of individual elements arranged in a matrix no fixed position being assigned to or needed to be assigned to the individual characters or partial characters using controlled light sources
    • G09G3/30—Control arrangements or circuits, of interest only in connection with visual indicators other than cathode-ray tubes for presentation of an assembly of a number of characters, e.g. a page, by composing the assembly by combination of individual elements arranged in a matrix no fixed position being assigned to or needed to be assigned to the individual characters or partial characters using controlled light sources using electroluminescent panels
    • G09G3/32—Control arrangements or circuits, of interest only in connection with visual indicators other than cathode-ray tubes for presentation of an assembly of a number of characters, e.g. a page, by composing the assembly by combination of individual elements arranged in a matrix no fixed position being assigned to or needed to be assigned to the individual characters or partial characters using controlled light sources using electroluminescent panels semiconductive, e.g. using light-emitting diodes [LED]
    • G09G3/3208—Control arrangements or circuits, of interest only in connection with visual indicators other than cathode-ray tubes for presentation of an assembly of a number of characters, e.g. a page, by composing the assembly by combination of individual elements arranged in a matrix no fixed position being assigned to or needed to be assigned to the individual characters or partial characters using controlled light sources using electroluminescent panels semiconductive, e.g. using light-emitting diodes [LED] organic, e.g. using organic light-emitting diodes [OLED]
    • G09G3/3225—Control arrangements or circuits, of interest only in connection with visual indicators other than cathode-ray tubes for presentation of an assembly of a number of characters, e.g. a page, by composing the assembly by combination of individual elements arranged in a matrix no fixed position being assigned to or needed to be assigned to the individual characters or partial characters using controlled light sources using electroluminescent panels semiconductive, e.g. using light-emitting diodes [LED] organic, e.g. using organic light-emitting diodes [OLED] using an active matrix
    • G—PHYSICS
    • G09—EDUCATION; CRYPTOGRAPHY; DISPLAY; ADVERTISING; SEALS
    • G09G—ARRANGEMENTS OR CIRCUITS FOR CONTROL OF INDICATING DEVICES USING STATIC MEANS TO PRESENT VARIABLE INFORMATION
    • G09G3/00—Control arrangements or circuits, of interest only in connection with visual indicators other than cathode-ray tubes
    • G09G3/20—Control arrangements or circuits, of interest only in connection with visual indicators other than cathode-ray tubes for presentation of an assembly of a number of characters, e.g. a page, by composing the assembly by combination of individual elements arranged in a matrix no fixed position being assigned to or needed to be assigned to the individual characters or partial characters
    • G—PHYSICS
    • G09—EDUCATION; CRYPTOGRAPHY; DISPLAY; ADVERTISING; SEALS
    • G09G—ARRANGEMENTS OR CIRCUITS FOR CONTROL OF INDICATING DEVICES USING STATIC MEANS TO PRESENT VARIABLE INFORMATION
    • G09G3/00—Control arrangements or circuits, of interest only in connection with visual indicators other than cathode-ray tubes
    • G09G3/20—Control arrangements or circuits, of interest only in connection with visual indicators other than cathode-ray tubes for presentation of an assembly of a number of characters, e.g. a page, by composing the assembly by combination of individual elements arranged in a matrix no fixed position being assigned to or needed to be assigned to the individual characters or partial characters
    • G09G3/22—Control arrangements or circuits, of interest only in connection with visual indicators other than cathode-ray tubes for presentation of an assembly of a number of characters, e.g. a page, by composing the assembly by combination of individual elements arranged in a matrix no fixed position being assigned to or needed to be assigned to the individual characters or partial characters using controlled light sources
    • G09G3/30—Control arrangements or circuits, of interest only in connection with visual indicators other than cathode-ray tubes for presentation of an assembly of a number of characters, e.g. a page, by composing the assembly by combination of individual elements arranged in a matrix no fixed position being assigned to or needed to be assigned to the individual characters or partial characters using controlled light sources using electroluminescent panels
    • G09G3/32—Control arrangements or circuits, of interest only in connection with visual indicators other than cathode-ray tubes for presentation of an assembly of a number of characters, e.g. a page, by composing the assembly by combination of individual elements arranged in a matrix no fixed position being assigned to or needed to be assigned to the individual characters or partial characters using controlled light sources using electroluminescent panels semiconductive, e.g. using light-emitting diodes [LED]
    • G09G3/3208—Control arrangements or circuits, of interest only in connection with visual indicators other than cathode-ray tubes for presentation of an assembly of a number of characters, e.g. a page, by composing the assembly by combination of individual elements arranged in a matrix no fixed position being assigned to or needed to be assigned to the individual characters or partial characters using controlled light sources using electroluminescent panels semiconductive, e.g. using light-emitting diodes [LED] organic, e.g. using organic light-emitting diodes [OLED]
    • G—PHYSICS
    • G09—EDUCATION; CRYPTOGRAPHY; DISPLAY; ADVERTISING; SEALS
    • G09G—ARRANGEMENTS OR CIRCUITS FOR CONTROL OF INDICATING DEVICES USING STATIC MEANS TO PRESENT VARIABLE INFORMATION
    • G09G3/00—Control arrangements or circuits, of interest only in connection with visual indicators other than cathode-ray tubes
    • G09G3/20—Control arrangements or circuits, of interest only in connection with visual indicators other than cathode-ray tubes for presentation of an assembly of a number of characters, e.g. a page, by composing the assembly by combination of individual elements arranged in a matrix no fixed position being assigned to or needed to be assigned to the individual characters or partial characters
    • G09G3/22—Control arrangements or circuits, of interest only in connection with visual indicators other than cathode-ray tubes for presentation of an assembly of a number of characters, e.g. a page, by composing the assembly by combination of individual elements arranged in a matrix no fixed position being assigned to or needed to be assigned to the individual characters or partial characters using controlled light sources
    • G09G3/30—Control arrangements or circuits, of interest only in connection with visual indicators other than cathode-ray tubes for presentation of an assembly of a number of characters, e.g. a page, by composing the assembly by combination of individual elements arranged in a matrix no fixed position being assigned to or needed to be assigned to the individual characters or partial characters using controlled light sources using electroluminescent panels
    • G09G3/32—Control arrangements or circuits, of interest only in connection with visual indicators other than cathode-ray tubes for presentation of an assembly of a number of characters, e.g. a page, by composing the assembly by combination of individual elements arranged in a matrix no fixed position being assigned to or needed to be assigned to the individual characters or partial characters using controlled light sources using electroluminescent panels semiconductive, e.g. using light-emitting diodes [LED]
    • G09G3/3208—Control arrangements or circuits, of interest only in connection with visual indicators other than cathode-ray tubes for presentation of an assembly of a number of characters, e.g. a page, by composing the assembly by combination of individual elements arranged in a matrix no fixed position being assigned to or needed to be assigned to the individual characters or partial characters using controlled light sources using electroluminescent panels semiconductive, e.g. using light-emitting diodes [LED] organic, e.g. using organic light-emitting diodes [OLED]
    • G09G3/3275—Details of drivers for data electrodes
    • G—PHYSICS
    • G09—EDUCATION; CRYPTOGRAPHY; DISPLAY; ADVERTISING; SEALS
    • G09G—ARRANGEMENTS OR CIRCUITS FOR CONTROL OF INDICATING DEVICES USING STATIC MEANS TO PRESENT VARIABLE INFORMATION
    • G09G2230/00—Details of flat display driving waveforms
    • G—PHYSICS
    • G09—EDUCATION; CRYPTOGRAPHY; DISPLAY; ADVERTISING; SEALS
    • G09G—ARRANGEMENTS OR CIRCUITS FOR CONTROL OF INDICATING DEVICES USING STATIC MEANS TO PRESENT VARIABLE INFORMATION
    • G09G2300/00—Aspects of the constitution of display devices
    • G09G2300/08—Active matrix structure, i.e. with use of active elements, inclusive of non-linear two terminal elements, in the pixels together with light emitting or modulating elements
    • G09G2300/0809—Several active elements per pixel in active matrix panels
    • G09G2300/0842—Several active elements per pixel in active matrix panels forming a memory circuit, e.g. a dynamic memory with one capacitor
    • G09G2300/0861—Several active elements per pixel in active matrix panels forming a memory circuit, e.g. a dynamic memory with one capacitor with additional control of the display period without amending the charge stored in a pixel memory, e.g. by means of additional select electrodes
    • G—PHYSICS
    • G09—EDUCATION; CRYPTOGRAPHY; DISPLAY; ADVERTISING; SEALS
    • G09G—ARRANGEMENTS OR CIRCUITS FOR CONTROL OF INDICATING DEVICES USING STATIC MEANS TO PRESENT VARIABLE INFORMATION
    • G09G2310/00—Command of the display device
    • G09G2310/02—Addressing, scanning or driving the display screen or processing steps related thereto
    • G09G2310/0202—Addressing of scan or signal lines
    • G09G2310/0205—Simultaneous scanning of several lines in flat panels
    • G—PHYSICS
    • G09—EDUCATION; CRYPTOGRAPHY; DISPLAY; ADVERTISING; SEALS
    • G09G—ARRANGEMENTS OR CIRCUITS FOR CONTROL OF INDICATING DEVICES USING STATIC MEANS TO PRESENT VARIABLE INFORMATION
    • G09G2310/00—Command of the display device
    • G09G2310/02—Addressing, scanning or driving the display screen or processing steps related thereto
    • G09G2310/0262—The addressing of the pixel, in a display other than an active matrix LCD, involving the control of two or more scan electrodes or two or more data electrodes, e.g. pixel voltage dependent on signals of two data electrodes
    • G—PHYSICS
    • G09—EDUCATION; CRYPTOGRAPHY; DISPLAY; ADVERTISING; SEALS
    • G09G—ARRANGEMENTS OR CIRCUITS FOR CONTROL OF INDICATING DEVICES USING STATIC MEANS TO PRESENT VARIABLE INFORMATION
    • G09G2310/00—Command of the display device
    • G09G2310/02—Addressing, scanning or driving the display screen or processing steps related thereto
    • G09G2310/0264—Details of driving circuits
    • G09G2310/0267—Details of drivers for scan electrodes, other than drivers for liquid crystal, plasma or OLED displays
    • G—PHYSICS
    • G09—EDUCATION; CRYPTOGRAPHY; DISPLAY; ADVERTISING; SEALS
    • G09G—ARRANGEMENTS OR CIRCUITS FOR CONTROL OF INDICATING DEVICES USING STATIC MEANS TO PRESENT VARIABLE INFORMATION
    • G09G2310/00—Command of the display device
    • G09G2310/02—Addressing, scanning or driving the display screen or processing steps related thereto
    • G09G2310/0264—Details of driving circuits
    • G09G2310/0283—Arrangement of drivers for different directions of scanning
    • G—PHYSICS
    • G09—EDUCATION; CRYPTOGRAPHY; DISPLAY; ADVERTISING; SEALS
    • G09G—ARRANGEMENTS OR CIRCUITS FOR CONTROL OF INDICATING DEVICES USING STATIC MEANS TO PRESENT VARIABLE INFORMATION
    • G09G2310/00—Command of the display device
    • G09G2310/02—Addressing, scanning or driving the display screen or processing steps related thereto
    • G09G2310/0264—Details of driving circuits
    • G09G2310/0297—Special arrangements with multiplexing or demultiplexing of display data in the drivers for data electrodes, in a pre-processing circuitry delivering display data to said drivers or in the matrix panel, e.g. multiplexing plural data signals to one D/A converter or demultiplexing the D/A converter output to multiple columns
    • G—PHYSICS
    • G09—EDUCATION; CRYPTOGRAPHY; DISPLAY; ADVERTISING; SEALS
    • G09G—ARRANGEMENTS OR CIRCUITS FOR CONTROL OF INDICATING DEVICES USING STATIC MEANS TO PRESENT VARIABLE INFORMATION
    • G09G2310/00—Command of the display device
    • G09G2310/08—Details of timing specific for flat panels, other than clock recovery
    • G—PHYSICS
    • G09—EDUCATION; CRYPTOGRAPHY; DISPLAY; ADVERTISING; SEALS
    • G09G—ARRANGEMENTS OR CIRCUITS FOR CONTROL OF INDICATING DEVICES USING STATIC MEANS TO PRESENT VARIABLE INFORMATION
    • G09G2320/00—Control of display operating conditions
    • G09G2320/02—Improving the quality of display appearance
    • G09G2320/0233—Improving the luminance or brightness uniformity across the screen
    • G—PHYSICS
    • G09—EDUCATION; CRYPTOGRAPHY; DISPLAY; ADVERTISING; SEALS
    • G09G—ARRANGEMENTS OR CIRCUITS FOR CONTROL OF INDICATING DEVICES USING STATIC MEANS TO PRESENT VARIABLE INFORMATION
    • G09G2320/00—Control of display operating conditions
    • G09G2320/06—Adjustment of display parameters
    • G09G2320/0686—Adjustment of display parameters with two or more screen areas displaying information with different brightness or colours

Definitions

  • One or more embodiments described herein relate to a display device and a method for driving a display device.
  • An organic light emitting display generates an image based on light emitted from pixels that are coupled to scan lines and data lines.
  • Each pixel includes a driving transistor for controlling the amount of current supplied to an organic light emitting diode based on a data signal. This current controls the amount of emitted light, e.g., luminance.
  • US 5 754 160 A discloses a liquid crystal display comprising two display areas.
  • US 2013/181964 A1 is directed to a liquid crystal display wherein each scan line is adapted to receive two scan signals during a frame period.
  • a display device includes a plurality of first pixels coupled to first scan lines and data lines; and a plurality of second pixels coupled to second scan lines and the data lines, wherein each of the first scan lines is to receive i first scan signals during a frame period and each of the second scan lines is to receive (i-1) second scan signals during the frame period, where i is a natural number ⁇ 2.
  • the display device includes a first scan driver to supply the 2i or 2(i-1) scan signal pulses to each of the first scan lines during a first period and a third period of the frame period; and a second scan driver to supply the i second scan signal pulses to each of the second scan lines during a second period of the frame period.
  • the display device includes a timing controller to supply a first start signal and a third start signal to the first scan driver and to supply a second start signal to the second scan driver.
  • the second scan driver supplies the i second scan signal pulses to each of the second scan lines based on the second start signal.
  • the display device includes a data driver to supply a data signal to the data lines.
  • a timing controller supplies a first start signal to the first scan driver during the first period, a second start signal to the second scan driver during the second period, and a third start signal to the first scan driver during the third period.
  • the plurality of first pixels receive the data signal when the i or (i-1) first scan signals and the i or (i-1) third scan signals are supplied to the first scan lines and the plurality of the second pixels receive the data signal when the i second scan signals are supplied to the second scan lines.
  • the number i or (i-1) of first scan signal pulses supplied to each of the first scan lines is determined by a width of the first start signal
  • the number i of second scan signal pulses supplied to each of the second scan lines is determined by a width of the second start signal
  • the number i or (i-1) of third scan signal pulses supplied to each of the first scan lines is determined by a width of the third start signal.
  • the first scan driver supplies i or (i-1) first scan signals to each of the first scan lines based on the first start signal; and supplies i or (i-1) third scan signals to each of the first scan lines based on the third start signal. At least one scan signal, among the third scan signals supplied to each of the first scan lines based on the third start signal, overlaps a second scan signal finally supplied during the frame period.
  • the first start signal and the second start signal may have a same width.
  • the timing controller may sequentially supply the first start signal, the second start signal, and the third start signal.
  • the display device includes a first scan driver to supply i first scan signal pulses to each of the first scan lines during a first period of the frame period; a second scan driver to supply i second scan signal pulses to each of the second scan lines during a second period of the frame period; and a third scan driver to supply i third scan signal pulses to each of the first scan lines during a third period of the frame period.
  • the display device includes a data driver to supply a data signal to the data lines.
  • a timing controller supplies a start signal to the first scan driver.
  • the plurality of first pixels receive the data signal when the i first scan signal pulses and the i third scan signal pulses are supplied to the first scan lines and the plurality of the second pixels receive the data signal when the i second scan signal pulses are supplied to the second scan lines.
  • the first period and the second period are partially overlapped, the second period and the third period are partially overlapped, and the first period and the third period are not overlapped.
  • the second scan driver outputs the second scan signal based on an output signal of the first scan driver.
  • the third scan driver outputs the third scan signal based on an output signal of the second scan driver.
  • the display device includes a timing controller to supply a start signal to the first scan driver.
  • the value of i may be 2. Alternatively, the value of i may be three or more.
  • the display device may further include a light emitting driver to supply a light emitting control signal to light emitting control lines coupled to the first pixels and the second pixels.
  • the display device may include a demultiplexer coupled between the data driver and the data lines.
  • the first start signal and the third start signal may have a narrower width than the second start signal.
  • the timing controller may sequentially supply the first start signal, the second start signal, and the third start signal.
  • the second scan driver may sequentially supply the i second scan signals to each of the second scan lines based on the second start signal.
  • the first scan driver may supply some first scan signals among the 2(i-1) first scan signals to each of the first scan lines when the first start signal is supplied; and supply the other first scan signals among the 2(i-1) first scan signals to each of the first scan lines when the third start signal is supplied. At least one first scan signal, among the other first scan signals to be supplied to each of the first scan lines, may overlap a second scan signal finally supplied during a frame period.
  • the value of i may be 2 or 3 or more.
  • the display device may include a light emitting driver to supply a light emitting control signal to light emitting control lines coupled to the first pixels and the second pixels.
  • the display device may include a DEMUX coupled between the data driver and the data lines.
  • a method for driving a display device includes supplying i or (i-1) first scan signal during a first period of the frame period to each of first scan lines based on a first start signal; supplying i second scan signals during a second period of the frame period to each of second scan lines based on a second start signal; and supplying i or (i-1) third scan signal during a third period of the frame period to each of the first scan lines based on a third start signal, where i is a natural number ⁇ 2.
  • the first period and the second period are partially overlapped, the second period and the third period are partially overlapped, and the first period and the third period are not overlapped.
  • the first start signal, the second start signal, and the third start signal may be sequentially supplied.
  • the at least one third scan signal supplied to each of the first scan lines may overlap a second scan signal finally supplied during a frame period.
  • the first start signal, the second start signal, and the third start signal may have a same width.
  • the first start signal and the second start signal may have different widths.
  • the first start signal may have a narrower width than the second start signal.
  • the first and third start signals may have a same width.
  • Example embodiments are described with reference to the drawings; however, they may be embodied in different forms and should not be construed as limited to the embodiments set forth herein. Rather, these embodiments are provided so that this disclosure will be thorough and complete, and will fully convey exemplary implementations to those skilled in the art. Applicants request the Examiner to withdraw this rejection for at least the following reasons.
  • FIG. 1 illustrates an embodiment of a display device which includes a first scan driver 100, a second scan driver 200, a data driver 300, a light emitting driver 400, a timing controller 500, and a pixel unit 600.
  • the pixel unit 600 includes first pixels PXL1 and second pixels PXL2 for generating a predetermined image.
  • the pixel unit 600 may be considered as an effective display unit.
  • the first pixels PXL1 are coupled to first scan lines S11 and S12 and data lines D1 to Dm.
  • the first pixels PXL1 are selected when a first scan signal is supplied to the scan lines S11 and S12.
  • the selected pixels PXL1 receive data signals from the data lines D1 to Dm.
  • Each of the first pixels PXL1 receive a data signal to generate light with a predetermined luminance. This luminance is based on the amount of current flowing from a first power source ELVDD to a second power source ELVSS, via an organic light emitting diode.
  • the light emitting time of the first pixels PXL1 is controlled based on a light emitting control signal from light emitting control lines E1 and E2.
  • the second pixels PXL2 are coupled to second scan lines S21 to S2n and the data lines D1 to Dm.
  • the second pixels PXL2 are selected when a second scan signal is supplied to the second scan lines S21 and S2n.
  • the second pixels PXL2 receives a data signal from the data lines D1 to Dm.
  • Each of the second pixels PXL2 receive a data signal to generate light with a predetermined luminance.
  • the luminance is generated based on the amount of current flowing from the first power source ELVDD to the second power source ELVSS, via an organic light emitting diode.
  • the light emitting time of the second pixels PXL2 is controlled based on a light emitting control signal from light emitting control lines E3 to Ej.
  • the first pixels PXL1 and the second pixels PXL2 may be implemented with various types of circuits that include a driving transistor.
  • the number of the first scan lines S11 and S12 in the pixel unit 600 may be set corresponding to the number of second scan signals supplied to each of the second scan lines S21 and S2n.
  • two second scan signals are supplied to each of the second scan lines S21 to S2n, and two first scan lines S11 and S12 are in the pixel unit 600, corresponding to the two second scan signals.
  • the first scan driver 100 Based on a first gate control signal GCS1 from the timing controller 500, the first scan driver 100 supplies 2i (i is a natural number) or 2(i-1) first scan signals to each of the first scan lines S11 and S12 during a frame period. For example, when i is set to 2, the first scan driver 100 may supply four first scan signals or two first scan signals to each of the first scan lines S11 and S12. When the first scan signals are supplied to the first scan lines S11 and S12, the first pixels PXL1 are sequentially selected in units of horizontal lines. The first scan signal is set to a gate-on voltage to turn on transistors in the first pixels PXL1.
  • the second scan driver 200 Based on a second gate control signal GCS2 from the timing controller 500, the second scan driver 200 supplies i second scan signals to each of the second scan lines S21 to S2n during a frame period. For example, the second scan driver 200 may supply two second scan signals to each of the second scan lines S21 to S2n. When the second scan signals are supplied to the second scan lines S21 to S2n, the second pixels PXL2 are sequentially selected in units of horizontal lines. The second scan signal is set to a gate-on voltage to turn on transistors in the second pixels PXL2.
  • the first scan driver 100 and the second scan driver 200 are located at one side of the pixel unit 600. In one embodiment, the first scan driver 100 and the second scan driver 200 may be located at different sides of the pixel unit 600.
  • the light emitting driver 400 receives an emission control signal ECS from the timing controller 500 and sequentially supplies a light emitting control signal to the light emitting control lines E1 to Ej.
  • the light emitting control signal controls the light emitting time of pixels PXL1 and PXL2.
  • the light emitting signal is set to a gate-off voltage to turn off the transistors in pixels PXL1 and PXL2.
  • the data driver 300 receives a data control signal DCS from timing controller 500 and supplies data signals to the data lines D1 to Dm.
  • the data signals supplied to the data lines D1 to Dm are supplied to pixels PXL1 and PXL2 selected by the first and second scan signals.
  • the timing controller 500 generates the first gate control signal GCS1, the second gate control signal GCS2, the data control signal DCS, and the emission control signal ECS, based on timing signals supplied from an external source.
  • the first gate control signal GCS1 generated by the timing controller 500 is supplied to the first scan driver 100.
  • the second gate signal GCS2 generated by the timing controller 500 is supplied to the second scan driver 200.
  • the data control signal DCS generated by the timing controller 500 is supplied to the data driver 300.
  • the emission control signal ECS generated by the timing controller 500 is supplied to the light emitting driver 400.
  • the first gate control signal GCS1 includes a first start signal, a third start signal, clock signals, and the like.
  • the first start signal and the third start signal control the supply timing of the first scan signals.
  • the clock signals are used as a basis for shifting the first start signal and the third start signal.
  • the second gate control signal GCS2 includes a second start signal, clock signals, and the like.
  • the second start signal controls the supply timing of the second scan signals.
  • the clock signals are used as a basis for shifting the second start signal.
  • the data control signal DCS includes a source start signal, a source output enable signal, a source sampling clock, and the like.
  • the source start signal controls a data sampling start point of the data driver 300.
  • the source sampling clock controls a sampling operation of the data driver 300 based on the rising or falling edge.
  • the source output enable signal controls the output timing of the data driver 300.
  • the emission control signal ECS includes an emission start signal and clock signals.
  • the emission start signal controls the supply timing of the light emitting control signal.
  • the clock signals are used as a basis for shifting the emission start signal.
  • FIG. 2 illustrates an embodiment of the scan drivers 100 and 200 in FIG. 1 .
  • the first scan driver 100 includes first stages ST1 respectively coupled to the first scan lines S11 and S12.
  • the first stages ST1 receive clock signals CLK1 and CLK2 and supply first scan signals to respective first scan lines S11 and S12 based on a first start signal FLM1 and a third start signal FLM3.
  • the primary first stage ST1 supplies first scan signals to a primary first scan line S11 based on the first start signal FLM1 and the third start signal FLM3.
  • a secondary first stage ST1 supplies first scan signals to a secondary first scan line S12 based on an output signal (e.g., a signal obtained by shifting the first start signal FLM1 and the third start signal FLM3) of the primary first stage ST1.
  • the number of first scan signals supplied to each of the first scan lines S11 and S12 is determined based on the width of the first start signal FLM1 and the third start signal FLM3. For example, a larger number of first scan signals are supplied to each of the first scan lines S11 and S12 as the widths of the first start signal FLM1 and the third start signal FLM3 increase.
  • the width of the first start signal FLM1 and the third start signal FLM3 may be controlled to supply 2i or 2(i-1) first scan signals to each of the first scan lines S11 and S12.
  • Second stages ST2 receive the clock signals CLK1 and CLK2 and supply second scan signals to the respective second scan lines S21 to S2n based on a second start signal FLM2.
  • a primary second stage ST2 supplies second scan signals to a primary second scan line S21 based on the second start signal FLM2.
  • each of the other second stages ST2 supplies second scan signals to a second scan line (one of S22 to S2n) based on an output signal (e.g., a signal obtained by shifting the second start signal FLM2) of a previous stage.
  • the number of second scan signals supplied to each of the second scan lines S21 to S2n is determined based on the width of the second start signal FLM2. For example, a larger number of second scan signals are supplied to each of the second scan lines S21 to S2n as the width of the second start signal FLM2 increases.
  • the width of the second start signal FLM2 may be controlled to supply i second scan signals to each of the second scan lines S21 to S2n.
  • the stages ST1 and ST2 may control the number of scan signals supplied to a scan line based on the width of a start signal FLM.
  • the stages ST1 and ST2 may be implemented with various types of circuits.
  • FIGS. 3A and 3B illustrate embodiments of waveforms for controlling operation of the first stages in FIG. 2 .
  • the first start signal FLM1 is supplied to the primary first stage ST1 with a predetermined width.
  • the primary first stage ST1 may supply, as a first scan signal, first clock signals CLK1 overlapping the first start signal FLM1 to the primary first scan line S11.
  • the primary first stage ST1 may supply, as the first scan signal, two first clock signals overlapping the first start signal FLM1 to the primary first scan line S11.
  • the primary first stage ST1 may supply, as the first scan signal, three first clock signals CLK1 overlapping the first start signal FLM1 to the primary first scan line S11.
  • the secondary first stage ST1 may supply, as a second scan signal, second clock signals CLK2 to overlap an output signal (e.g., the first start signal FLM1 shifted by a half period of the first clock signal CLK1) of the primary first stage ST1 to the secondary first scan line S12.
  • the second stages ST2 may be driven by the same method as the first stages ST1 as described above.
  • FIG. 4 illustrates an embodiment of waveforms for controlling operation of the first and second scan drivers in FIG. 1 .
  • 2i first scan signals are supplied to each of the first scan lines S11 and S12 and i second scan signals are supplied to each of the second scan lines S21 to S2n.
  • i is assumed to be 2, but may be a different number in another embodiment.
  • the timing controller 500 sequentially supplies a first start signal FLM1, a second start signal FLM2, and a third start signal FLM3 during a frame period.
  • the first to third start signals FLM1 to FLM3 are set to have the same first width W1.
  • the first width W1 may be set such that two scan signals are supplied to a scan line during the period in which the start signals FLM1 to FLM3 are supplied.
  • the first scan driver 100 receives the first start signal FLM1 and supplies two first scan signals to each of the first scan lines S11 and S12.
  • the second scan driver 200 receives the second start signal FLM2 and supplies two second scan signals to each of the second scan lines S21 to S2n.
  • a secondary first scan signal out of the two first scan signals supplied to the primary first scan line S11 overlaps a primary second scan signal supplied to the primary second scan line S21.
  • a secondary second scan signal supplied to a p-ary (p is a natural number) second scan line S2p overlaps a primary second scan signal supplied to a (p+2)-ary second scan line S2p+2.
  • the data driver 300 supplies data signals DS1 corresponding to a first horizontal line to the data lines D1 to Dm. These data signals DS1 are synchronized with the secondary first scan signal supplied to the primary first scan line S11. After that, the data driver 300 sequentially supplies data signals DS2 to DSj corresponding to second to jth horizontal lines.
  • the data driver 300 supplies a dummy data signal DDS to the data lines D1 to Dm before the data signal DS1 corresponding to the first horizontal line is supplied.
  • the dummy data signal DDS may be one of the data signals from the data driver 300.
  • Each of the first pixels PXL1 receives the dummy data signal DDS when the primary first scan signal is supplied to a first scan line (one of S11 or S12) coupled thereto.
  • the driving transistor in each of the first pixels PXL1 receives a bias voltage (on or off bias) corresponding to the dummy data signal DDS.
  • the bias voltage is applied to the driving transistor, characteristics of the driving transistor may be constantly maintained.
  • each of the first pixels PLX1 receives the data signal DS1 or DS2 when the secondary first scan signal is supplied to the first scan line (one of S11 or S12).
  • Each of the pixels PXL1 receiving the DS1 or DS2 stores a voltage of the data signal DS1 or DS2 and generates light with a predetermined luminance corresponding to the stored voltage of the data signal DS1 or DS2.
  • Each of the second pixels PXL2 receive a data signal corresponding to a previous horizontal line when the primary second scan signal is supplied to a second scan line (one of S21 to S2n). At this time, a driving transistor in each of the second pixels PXL2 receives a bias voltage (on or off bias) corresponding to a data signal of a previous horizontal line. When the bias voltage is applied to the driving transistor, characteristics of the driving transistor may be constantly maintained.
  • each of the second pixels PXL2 receives a data signal (one of DS3 to DSj) when the secondary second scan signal is supplied to the second scan line (one of S21 to S2n).
  • Each of the second pixels PXL2 receiving the data signal (one of DS3 to DSj) stores a voltage of the data signal (one of DS3 to DSj) and generates light with a predetermined luminance based on the stored voltage of the data signal (one of DS3 to DSj).
  • the pixels PXL1 and PXL2 receive two data signals DS based on the first start signal FLM1 and the second start signal FLM2.
  • a data signal DS3 corresponding to the third horizontal line is supplied to second pixels PXL2 coupled to the primary second scan line S21 and second pixels PXL2 coupled to a tertiary second scan line S23.
  • a data signal DSj-1 corresponding to a (j-1)th horizontal line is supplied only to second pixels PXL2 coupled to an (n-1)-ary second scan line S2n-1.
  • a data signal DSj corresponding to a jth horizontal line is supplied only to second pixels PXL2 coupled to an n-ary second scan line S2n.
  • one type of method involves additionally forming an (n+1)-ary second scan line and second pixels coupled thereto, and an (n+2)-ary second scan line and second pixels coupled thereto.
  • this method increases the amount of dead space.
  • the third start signal FLM3 is additionally supplied to the first scan driver 100.
  • the first scan driver 100 receives the third start signal FLM3 and supplies two first scan signals to each of the first scan lines S11 and S12. At least one of the first scan signals supplied to each of the first scan lines S11 and S12, corresponding to the third start signal FLM3, may overlap a second scan signal (e.g., a secondary second scan signal supplied to the n-ary second scan line S2n) finally supplied during a frame period.
  • a second scan signal e.g., a secondary second scan signal supplied to the n-ary second scan line S2n
  • a primary first scan signal supplied to the primary first scan line S11, corresponding to the third start signal FLM3, may overlap a secondary second scan signal supplied to the (n-1)-ary second scan line S2n-1.
  • the data signal DSj-1 corresponding to the (j-1)th horizontal line is supplied to the second pixels PXL2 coupled to the (n-1)-ary second scan lines S2n-1 and the first pixels PXL1 coupled to the primary first scan line S11.
  • the primary first scan signal supplied to the secondary first scan line S12 may overlap the secondary second scan signal supplied to the n-ary second scan line S2n.
  • the data signal DSj corresponding to the jth horizontal line is supplied to the second pixels PXL2 coupled to the n-ary second scan line S2n and the first pixels PXL1 coupled to the secondary first scan line S12.
  • the third start signal FLM3 is supplied to the first scan driver 100. Accordingly, the load of each of the pixels PXL1 and PXL2 may be constantly maintained when a data signal is supplied. Thus, light with uniform luminance may be emitted from the pixels PXL1 and PXL2 when the same data signal is supplied.
  • FIG. 8 illustrates another embodiment of a waveform for controlling the first and second scan drivers in FIG. 1 .
  • FIG. 8 illustrates a case where 2(i-1) first scan signals are supplied to each of the first scan lines S11 and S12, and i second scan signals are supplied to each of the second scan lines S21 to S2n.
  • i 2 but may be different in another embodiment.
  • the timing controller 500 sequentially supplies a first start signal FLM1, a second start signal FLM2, and a third start signal FLM3 during a frame period.
  • the first start signal FLM1 and the third start signal FLM3 are set to have a second width W2 and the second start signal FLM2 is set to have a first width W1.
  • the first width W1 may be greater than the second width W2.
  • the second width W2 may be set such that one scan signal is supplied to a scan line during a period in which the start signals FLM1 and FLM3 are supplied.
  • the first width W1 may be set such that two scan signals are supplied to a scan line during a period in which the start signal FLM2 is supplied.
  • the first scan driver 100 receives the first start signal FLM1 and supplies one first scan signal to each of the first scan lines S11 and S12.
  • the second scan driver 200 receives the second start signal FLM2 and supplies two second scan signals to each of the second scan lines S21 to S2n.
  • a secondary second scan signal supplied to a p-ary second scan line S2p overlaps a primary second scan signal supplied to a (p+2)-ary second scan line S2p+2.
  • the data driver 300 supplies a data signal DS1 corresponding to the first horizontal line to the data lines D1 to Dm synchronized with the first scan signal supplied to the primary first scan line S11. After that, the data driver 300 sequentially supplies data signals DS2 to DSj corresponding to the second to jth horizontal lines.
  • the first scan driver 100 receives the third start signal FLM3 and supplies one first scan signal to each of the first scan lines S11 and S12.
  • the first scan signal supplied to each of the first scan lines S11 and S12, corresponding to the third start signal FLM3, may overlap a second scan signal (e.g., a secondary second scan signal supplied to the n-ary second scan line S2n) finally supplied during a frame period.
  • the first scan signal supplied to the primary first scan line S11, corresponding to the third start signal FLM3, may overlap a secondary second scan signal supplied to the (n-1)-ary second scan line S2n-1.
  • the first scan signal supplied to the secondary first scan line S12, corresponding to the third start signal FLM3, may overlap a secondary second scan signal supplied to the n-ary second scan line S2n. Then, when a data signal is supplied, the load of each of the pixels PXL1 and PXL2 is constantly maintained. Thus, light with uniform luminance may be achieved.
  • the first pixels PXL1 receive a data signal DSj-1 or DSj when the first scan signal is supplied corresponding to the third start signal FLM3. At this time, a predetermined bias voltage is applied to the driving transistor in each of the first pixels PXL1. Thus, characteristics of the driving transistor may be constantly maintained.
  • FIG. 9 illustrates another embodiment of a display device which includes a first scan driver 100', a second scan driver 200, a data driver 300, a light emitting driver 400, a timing controller 500, and a pixel unit 600.
  • the pixel unit 600 includes first pixels PXL1 and second pixels PXL2 to display a predetermined image.
  • the first pixels PXL1 are coupled to first scan lines S11 to S14 and data lines D1 to Dm.
  • the first pixels PXL1 are selected when a first scan signal is supplied to the first scan lines S11 to S14.
  • the first pixels PXL1 then receive a data signal supplied from the data lines D1 to Dm.
  • the first pixels PXL1 emit light with a predetermined luminance corresponding to the data signal.
  • the light emitting time of the first pixels PXL1 is controlled based on a light emitting control signal from light emitting control lines E1 and E4.
  • the second pixels PXL2 are coupled to second scan lines S21 to S2n and the data lines D1 to Dm.
  • the second pixels PXL2 are selected when a second scan signal is supplied to the second scan lines S21 to S2n.
  • the second pixels PXL2 then receive a data signal from the data lines D1 to Dm.
  • the second pixels PXL2 emit light with a predetermined luminance corresponding to the data signal.
  • the light emitting time of the second pixels PXL2 is controlled based on a light emitting control signal from light emitting control lines E5 to Ej.
  • three second scan signals are supplied to each of the second scan lines S21 to S2n and four first scan lines S11 to S14 correspond to the three second scan signals. This may be different in another embodiment.
  • the first scan driver 100' supplies 2i or 2(i-1) first scan signals to each of the first scan lines S11 to S14 during a frame period based on a first gate control signal GCS1 from the timing controller 500. For example, when i is 3, the first scan driver 100' may supply six first scan signals or four first scan signals to each of the first scan lines S11 to S14. When the first scan signals are supplied to the first scan lines S11 to S14, the first pixels PXL1 are sequentially selected in units of horizontal lines.
  • the second scan driver 200 supplies i second scan signals to each of the second scan lines S21 to S2n during a frame period based on a second gate control signal GCS2.
  • the second scan driver 200 may supply three second scan signals to each of the second scan lines S21 to S2n.
  • the second pixels PXL2 are sequentially selected in units of horizontal lines.
  • the light emitting driver 400 receives an emission control signal ECS from the timing controller 500 and may sequentially supply a light emitting control signal to the light emitting control lines E1 to Ej based on the emission control signal ECS.
  • the data driver 300 receives a data control signal DCS from the timing controller 500 and supplies data signals to the data lines D1 to Dm.
  • the data signals supplied to the data lines D1 to Dm are supplied to pixels PXL1 or PXL2 selected by the first scan signal or the second scan signal.
  • the timing controller 500 generates the first gate control signal GCS1, the second gate control signal GCS2, the data control signal DCS, and the emission control signal ECS, based on timing signals supplied from an external source.
  • the first gate control signal GCS1 from the timing controller 500 is supplied to the first scan driver 100'.
  • the second gate control signal GCS2 from the timing controller 500 is supplied to the second scan driver 200.
  • the data control signal DCS from the timing controller 500 is supplied to the data driver 300, and the emission control signal ECS from the timing controller 500 is supplied to the light emitting driver 400.
  • the first gate control signal GCS1 includes a first start signal, a third start signal, clock signals, and the like.
  • the first start signal and the third start signal control the supply timing of the first scan signals.
  • the clock signals are used as a basis for shifting the first start signal and the third start signal.
  • the second gate control signal GCS2 includes a second start signal, clock signals, and the like.
  • the second start signal controls the supply timing of the second scan signals.
  • the clock signals are used as a basis for shifting the second start signal.
  • the data control signal DCS includes a source start signal, a source output enable signal, a source sampling clock, and the like.
  • the emission control signal ECS includes an emission start signal and clock signals.
  • FIG. 10 illustrates an embodiment of the scan drivers in FIG. 9 .
  • the first scan driver 100' includes first stages ST1 coupled to the respective first scan lines S11 to S14.
  • the first stages ST1 receive clock signals CLK1 and CLK2 and supply first scan signals to each of the first scan lines S11 to S14 based on a first start signal FLM1 and a third start signal FLM3.
  • the first stages ST1 supplies first scan signals to a primary first scan line S11 based on the first start signal FLM1 and the third start signal FLM3.
  • Each of the other first stages ST1 supplies first scan signals to a first scan line (one of S12 to S14) based on an output signal (e.g., a signal obtained by shifting the first start signal FLM1 and the third start signal FLM3) of a previous stage.
  • the number of the first scan signals supplied to each of the scan lines S11 to S14 is determined based on the widths of the first start signal FLM1 and the third start signal FLM3. For example, a larger number of first scan signals are supplied to each of the first scan lines S11 to S14 as the width of the first start signal FLM1 and the third start signal FLM3 increases.
  • the width of the first start signal FLM1 and the third start signal FLM3 may be controlled such that 2i or 2(i-1) first scan signals are supplied to each of the first scan lines S11 to S14.
  • Second stages ST2 receive the clock signals CLK1 and CLK2 and supply second scan signals to each of the second scan lines S21 to S2n.
  • a primary second stage ST2 supplies second scan signals to a primary second scan line S21 based on a second start signal FLM2.
  • Each of the other second stages ST2 supplies second scan signals to a second scan line (one of S22 to S2n) based on an output signal (e.g., a signal obtained by shifting second start signal FLM2) of a previous stage.
  • the number of the second scan signals supplied to each of the second scan lines S21 to S2n is determined based on the width of the second start signal FLM2. For example, a larger number of second scan signals are supplied to each of the second scan lines S21 to S2n as the width of the second start signal FLM2 increases.
  • the width of the second start signal FLM2 may be controlled to supply i second scan signals to each of the second scan lines S21 to S2n.
  • the stages ST1 and ST2 may control the number of scan signals supplied to a scan line based on the width of a start signal FLM.
  • the stages ST1 and ST2 may be implemented with various types of circuits.
  • FIG. 11 illustrates an embodiment waveforms for controlling operation of the first and second scan drivers in FIG. 9 .
  • FIG. 11 illustrates a case where 2i first scan signals are supplied to each of the first scan lines S11 to S14, and i second scan signals are supplied to each of the second scan lines S21 to S2n, wherein i is 3.
  • the timing controller 500 sequentially supplies a first start signal FLM1, a second start signal FLM2, and a third start signal FLM3 during a frame period.
  • the first start signal FLM1, the second start signal FLM2 and the third start signal FLM3 are set to the same first width Wl'.
  • the first width W1' may be set such that three scan signals are supplied to a scan line during the period in which the start signals FLM1 to FLM3 are supplied.
  • the scan driver 100' receiving the first start signal FLM1 supplies three first scan signals to each of the first scan lines S11 to S14.
  • the second scan driver 200 receives the second start signal FLM2 and supplies three second scan signals to each of the second scan lines S21 to S2n.
  • a secondary first scan signal among the three first scan signals supplied to the primary first scan line S11 overlaps a primary first scan signal supplied to a tertiary first scan lines S13.
  • a tertiary first scan signal supplied to the primary first scan line S11 overlaps a primary second scan signal supplied to primary second scan line S21.
  • a secondary second scan signal supplied to a p-ary second scan line S2p overlaps a primary second scan signal supplied to a (p+2)-ary second scan line S2p+2.
  • a tertiary second scan signal supplied to the p-ary second scan line S2p overlaps a primary second scan signal supplied to a (p+4)-ary second scan line S2p+4.
  • the data driver 300 supplies a data signal DS1 corresponding to a first horizontal line synchronized with the tertiary first scan signal supplied to the primary first scan line S11. After that, the data driver 300 sequentially supplies data signals DS2 to DSj corresponding to second to jth horizontal lines.
  • the data driver 300 supplies a dummy data signal DDS to the data lines D1 to Dm before the data signal DS1 corresponding to the first horizontal line is supplied.
  • the dummy data signal DDS may be one of the data signals of the data driver 300.
  • Each of the first pixels PXL1 receives the dummy data signal DDS or data signal DS when the primary and secondary first scan signals are supplied to a first scan line (e.g. one of S11 to S14). At this time, a bias voltage corresponding to the dummy data signal DDS or data signal DS is applied to a driving transistor in each of the first pixels PXL1.
  • a first scan line e.g. one of S11 to S14
  • Each of the first pixels PXL1 receives a data signal (one of DS1 to DS4) when the tertiary first scan signal is supplied to a first scan line (one of S11 to S14).
  • Each of the first pixels PXL1 receiving the data signal stores a voltage of the data signal (one of DS1 to DS4), and generates light with a predetermined luminance corresponding to the stored voltage of the data signal (one of DS1 to DS4).
  • Each of the second pixels PXL2 receives a data signal DS corresponding to a previous horizontal line when the primary and secondary second scan signals are supplied to a second scan line (one of S21 to S2n). At this time, a bias voltage corresponding to the data signal DS of the previous horizontal line is applied to a driving transistor in each of the second pixels PXL2.
  • Each of the second pixels PXL2 receives a data signal (one of DS5 to DSj) when the tertiary second scan signal is supplied to a second scan line (one of S21 to S2n).
  • Each of the second pixels PXL2 receiving the data signal (one of DS5 to DSj) stores a voltage of the data signal (one of DS5 to DSj), and generates light with a predetermined luminance corresponding to the stored voltage of the data signal (one of DS5 to DSj).
  • the timing controller 500 supplies the third start signal FLM3 to the first scan driver 100' to constantly maintain the load of each of the pixels PXL1 and PXL2 when a data signal is supplied.
  • the first scan driver 100' receives the third start signal FLM3 and supplies three first scan signals to each of the first scan lines S11 to S14. At least one first scan signal among the first scan signals supplied to each of the first scan lines S11 to S14, corresponding to the third start signal FLM3, may overlap a second scan signal (e.g., a tertiary second scan signal supplied to an n-ary second scan line S2n) finally supplied during a frame period.
  • a second scan signal e.g., a tertiary second scan signal supplied to an n-ary second scan line S2n
  • a primary first scan signal supplied to a primary first scan line S11, corresponding to the third start signal FLM3, may overlap a tertiary second scan signal supplied to an (n-3)-ary second scan line S2n-3.
  • a secondary second scan signal may overlap a tertiary second scan signal supplied to an (n-1)-ary second scan line S2n-1.
  • a primary first scan signal supplied to a secondary first scan line S12, corresponding to the third start signal FLM3, may overlap a tertiary second scan signal supplied to an (n-2)-ary second scan line S2n-2.
  • a secondary second scan signal may overlap a tertiary second scan signal supplied to an n-ary second scan line Sn.
  • a primary first scan signal supplied to a tertiary first scan line S13, corresponding to the third start signal FLM3, may overlap a tertiary second scan signal supplied to an (n-1)-ary second scan line S2n-1.
  • a primary first scan signal supplied to a quaternary first scan line S14, corresponding to the third start signal FLM3, may overlap a tertiary second scan signal supplied to the n-ary second scan line S2n.
  • the load of each of the pixels PLX1 and PXL2 may be constantly maintained when the data signal is supplied. Accordingly, light with uniform luminance may be implemented in the pixel unit 600.
  • FIG. 12 illustrates another embodiment of waveforms for controlling the first and second scan drivers in FIG. 9 .
  • FIG. 12 illustrates a case where 2(i-1) first scan signals are supplied to each of the first scan lines S11 to S14, and i second scan signals are supplied to each of the second scan lines S21 to S2n.
  • i is 3.
  • the timing controller 500 sequentially supplies a first start signal FLM1, a second start signal FLM2, and a third start signal FLM3 during a frame period.
  • the first start signal FLM1 and the third start signal FLM3 have a second width W2'
  • the second start signal FLM2 has a first width Wl'.
  • the first width W1' may be greater than the second width W2'.
  • the second width W2' may be set such that two scan signals are supplied to a scan line during a period in which the start signals FLM1 and FLM3 are supplied.
  • the first width W1' may be set such that three scan signals are supplied to a scan line during a period in which the second start signal FLM2 is supplied.
  • the first scan driver 100' receives the first start signal FLM1 and supplies two first scan signals to each of the first scan lines S11 to S14.
  • the second scan driver 200 receives the second start signal FLM2 and supplies three second scan signals to each of the second scan lines S21 to S2n.
  • the data driver 300 supplies a data signal DS1 corresponding to the first horizontal line to the data lines D1 to Dm synchronized with a secondary first scan signal supplied to the primary first scan line S11. After that, the data driver 300 sequentially supplies data signals DS2 to DSj corresponding to the second to jth horizontal lines.
  • the first scan driver 100' receives the third start signal FLM3 and supplies two first scan signals to each of the first scan lines S11 to S14. At least one first scan signal supplied to each of the first scan lines S11 to S14, corresponding to the third start signal FLM3, may overlap a second scan signal (e.g., a tertiary second scan signal supplied to the n-ary second scan line S2n) finally supplied during a frame period.
  • a second scan signal e.g., a tertiary second scan signal supplied to the n-ary second scan line S2n
  • a primary first scan signal supplied to the primary first scan line S11, corresponding to the third start signal FLM3, may overlap a tertiary second scan signal supplied to the (n-3)-ary second scan line S2n-3.
  • a secondary first scan signal may overlap a tertiary second scan signal supplied to (n-1)-ary second scan line S2n-1.
  • a primary first scan signal supplied to the secondary first scan line S12 may overlap a tertiary second scan signal supplied to the (n-2)-ary second scan line S2n-2.
  • a secondary first scan signal may overlap a tertiary second scan signal supplied to the n-ary second scan line S2n.
  • a primary first scan signal supplied to the tertiary first scan line S13, corresponding to the third start signal FLM3, may overlap a tertiary second scan signal supplied to the (n-1)-ary second scan line S2n-1.
  • a primary first scan signal supplied to the quaternary first scan line S14, corresponding to the third start signal FLM3, may overlap a tertiary second scan signal supplied to n-ary second scan line S2n.
  • the load of each of the pixels PLX1 and PXL2 may be constantly maintained when the data signal is supplied. Accordingly, light with uniform luminance may be implemented in the pixel unit 600.
  • FIG. 13 illustrates another embodiment of a display device according to the present invention which includes a first scan driver 100', a second scan driver 200, a third scan driver 150, a data driver 300, a light emitting driver 400, a timing controller 500, and a pixel unit 600.
  • the pixel unit 600 includes first pixels PXL1 and second pixels PXL2 for displaying a predetermined image.
  • the first pixels PXL1 are coupled to first scan lines S11 to S14 and data lines D1 to Dm.
  • the second pixels PXL2 are coupled to second scan lines S21 to S2n and the data lines D1 to Dm.
  • the first scan driver 100' supplies i first scan signals to each of the first scan lines S11 to S14 during a frame period based on a gate control signal GCS.
  • the second scan driver 200 supplies i second scan signals to each of the second scan lines S21 to S2n during a frame period based on an output signal from the first scan driver 100'.
  • the third scan driver 150 supplies i third scan signals to each of the first scan lines S11 to S14 during a frame period based on an output signal from the second scan driver 200.
  • the light emitting driver 400 may sequentially supply a light emitting control signal to light emitting control lines E1 to Ej.
  • the data driver 300 supplies a data signal to the data lines D1 to Dm.
  • the timing controller 500 controls the drivers 100', 300, and 400 based on timing signals supplied from an external source.
  • FIG. 14 illustrates an embodiment of the scan drivers in FIG. 13 .
  • the first scan driver 100' includes first stages ST1 coupled to respective first scan lines S11 to S14.
  • the first stages ST1 receive clock signals CLK1 and CLK2 and supply first scan signals to each of the first scan lines S11 to S14 based on a start signal FLM.
  • a primary first stage ST1 supplies first scan signals to a primary first scan line S11 based on the start signal FLM.
  • Each of the other first stages ST1 supplies first scan signals to a first scan line (any one of S12 to S14) based on an output signal (e.g., a signal obtained by shifting the start signal FLM) of a previous stage.
  • the second scan driver 200 includes second stages ST2 coupled to the respective second scan lines S21 to S2n.
  • the second stages ST2 receive the clock signals CLK1 and CLK2 and supply a second scan signal to each of the second scan lines S21 to S22 based on an output signal (e.g., a signal obtained by shifting the start signal FLM) of the first scan driver 100'.
  • an output signal e.g., a signal obtained by shifting the start signal FLM
  • a primary second stage ST2 supplies a second scan signal to a primary second scan line S21 based on an output signal of the last first stage ST1.
  • each of the other second stages ST2 supplies a second scan signal to a second scan line (one of S22 to S2n) based on an output signal of a previous stage.
  • the third scan driver 150 includes third stages ST3 coupled to the respective first scan lines S11 to S14.
  • the third stages ST3 receive the clock signals CLK1 and CLK2 and supply a third scan signal to each of the first scan lines S11 to S14 based on an output signal of the second scan driver 200.
  • a primary third stage ST3 supplies a third scan signal to the primary first scan line S11 based on an output signal of the last second stage ST2.
  • each of the other third stages ST3 supplies a third scan signal to a first scan line (one of S12 to S14) based on an output signal of a previous stage.
  • FIG. 15 illustrates an embodiment of waveforms for controlling the first, second, and third scan drivers in FIG. 13 .
  • i is 3.
  • the timing controller 500 supplies the start signal FLM to the first scan driver 100'.
  • the first scan driver 100' receives the start signal FLM and supplies three first scan signals to each of the first scan lines S11 to S14.
  • the second scan driver 200 receives an output signal of the first scan driver 100' and supplies three second scan signals to each of the second scan lines S21 to S2n.
  • the third scan driver 150 receives an output signal of the second scan driver 200 and supplies three third scan signals to each of the first scan lines S11 to S14. At least one third scan signal supplied to each of the first scan lines S11 to S14 may overlap a second scan signal (e.g., a tertiary second scan signal supplied to an n-ary second scan line S2n) finally supplied during a frame period.
  • a second scan signal e.g., a tertiary second scan signal supplied to an n-ary second scan line S2n
  • the load of each of the pixels PXL1 and PXL2 may be constantly maintained when a data signal is supplied.
  • an image with uniform luminance may be implemented in the pixel unit 600.
  • FIG. 16 illustrates another embodiment of a display device which additionally includes a demultiplexer (DEMUX) 700.
  • the DEMUX 700 receives a plurality of data signals from output lines O1 to Ok of the data driver 300 and supplies the data signals to the data lines coupled to the output lines.
  • the DEMUX 700 may allow the number of the output lines O1 to Ok of the data driver 300 to be reduced. As a result, manufacturing cost of the display device may be lowered.
  • the DEMUX 700 may be driven based on a control signal from the timing controller 500.
  • the DEMUX 700 may be various types of DEMUXes including a 1:2 DEMUX, a 1:3 DEMUX, a 1:4 DEUX, and the like.
  • FIG. 17 illustrates an embodiment of the DEMUX in FIG. 16 .
  • the DEMUX 700 is a 1:3 DEMUX. Only transistors M1 to M3 coupled to a first output line O1 are illustrated for convenience of description.
  • a first transistor M1 is between the first output line O1 and a first data line D1.
  • a second transistor M2 is between the first output line O1 and a second data line D2.
  • a third transistor M3 is between the first output line O1 and a third data line D3.
  • the first transistor M1 is turned on when a first control signal CS1 is supplied to supply a data signal DSR from the output line O1 to the first data line D1.
  • the data signal DSR supplied to the first data line D1 is precharged in a data capacitor Cdata equivalently formed at the first data line D1.
  • the second transistor M2 is turned on when a second control signal CS2 is supplied to supply a data signal DSG from the output line O1 to the second data line D2.
  • the data signal DSG supplied to the second data line D2 is precharged in a data capacitor Cdata equivalently formed at the second data line D2.
  • the third transistor M3 is turned on when a third control signal CS3 is supplied to supply a data signal DSB from the output line O1 to the third data line D3.
  • the data signal DSB supplied to the third data line D3 is precharged in a data capacitor Cdata equivalently formed at the third data line D3.
  • a first scan signal is supplied to a primary first scan line S11.
  • the data signals DSR, DSG, and DSB precharged in the data capacitors Cdata are supplied to first pixels PXL1 coupled to the primary first scan line S11.
  • the data signals DSR, DSG, and DSB are precharged in the data capacitor Cdata, based on the driving method in FIG. 19 .
  • the data signals DSR, DSG, and DSB may be supplied to first pixels PXL1 coupled to a tertiary first scan line S13 and second pixels PXL2 coupled to a primary second scan line S21.
  • the data signal stored in the data capacitor Cdata is supplied to three pixels PXL1 and PXL2 in a charge sharing manner. When a data signal is supplied in the charge sharing manner, the load of each of the pixels PXL1 and PXL2 may be constantly maintained.
  • the data signal stored in the data capacitor Cdata may be supplied to the same number of pixels in order to implement an image of a uniform luminance.
  • the load of each pixel may be constantly maintained without adding separate dummy lines and dummy pixels. Thus, even though a data signal is supplied in the charge sharing manner, an image of a uniform luminance may be implemented.
  • the methods, processes, and/or operations described herein may be performed by code or instructions to be executed by a computer, processor, controller, or other signal processing device.
  • the computer, processor, controller, or other signal processing device may be those described herein or one in addition to the elements described herein. Because the algorithms that form the basis of the methods (or operations of the computer, processor, controller, or other signal processing device) are described in detail, the code or instructions for implementing the operations of the method embodiments may transform the computer, processor, controller, or other signal processing device into a special-purpose processor for performing the methods herein.
  • the drivers, controllers, and other processing features of the embodiments disclosed herein may be implemented in logic which, for example, may include hardware, software, or both.
  • the drivers, controllers, and other processing features may be, for example, any one of a variety of integrated circuits including but not limited to an application-specific integrated circuit, a field-programmable gate array, a combination of logic gates, a system-on-chip, a microprocessor, or another type of processing or control circuit.
  • the drivers, controllers, and other processing features may include, for example, a memory or other storage device for storing code or instructions to be executed, for example, by a computer, processor, microprocessor, controller, or other signal processing device.
  • the computer, processor, microprocessor, controller, or other signal processing device may be those described herein or one in addition to the elements described herein. Because the algorithms that form the basis of the methods (or operations of the computer, processor, microprocessor, controller, or other signal processing device) are described in detail, the code or instructions for implementing the operations of the method embodiments may transform the computer, processor, controller, or other signal processing device into a special-purpose processor for performing the methods described herein.
  • a display device and a method for driving a display device supplies 2i or 2(i-1) first scan signals to the first scan lines based on a first start signal and a third start signal, and i second scan signals are supplied to the second scan lines based on the second start signal.
  • the first scan signal generated by the third start signal may overlap at least one second signal to constantly maintain the load of each of the pixels.
  • an image of uniform luminance may be implemented without increasing dead space.

Landscapes

  • Engineering & Computer Science (AREA)
  • Physics & Mathematics (AREA)
  • Computer Hardware Design (AREA)
  • General Physics & Mathematics (AREA)
  • Theoretical Computer Science (AREA)
  • Control Of Indicators Other Than Cathode Ray Tubes (AREA)
EP17188152.7A 2016-09-12 2017-08-28 Display device and driving method thereof Active EP3293725B1 (en)

Applications Claiming Priority (1)

Application Number Priority Date Filing Date Title
KR1020160117540A KR102559957B1 (ko) 2016-09-12 2016-09-12 표시장치 및 그의 구동방법

Publications (2)

Publication Number Publication Date
EP3293725A1 EP3293725A1 (en) 2018-03-14
EP3293725B1 true EP3293725B1 (en) 2020-11-18

Family

ID=59713935

Family Applications (1)

Application Number Title Priority Date Filing Date
EP17188152.7A Active EP3293725B1 (en) 2016-09-12 2017-08-28 Display device and driving method thereof

Country Status (4)

Country Link
US (1) US10878749B2 (ko)
EP (1) EP3293725B1 (ko)
KR (1) KR102559957B1 (ko)
CN (1) CN107818761B (ko)

Families Citing this family (6)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
JP6818837B2 (ja) * 2018-11-07 2021-01-20 キヤノン株式会社 表示装置、撮像装置、照明装置、移動体および電子機器
KR102666170B1 (ko) * 2019-04-17 2024-05-16 삼성디스플레이 주식회사 표시 패널 및 표시 장치
KR102566352B1 (ko) * 2019-04-22 2023-08-11 삼성전자주식회사 디스플레이 장치 및 그 제어 방법
KR20200142160A (ko) * 2019-06-11 2020-12-22 삼성디스플레이 주식회사 표시 장치 및 이의 구동 방법
CN111477181B (zh) * 2020-05-22 2021-08-27 京东方科技集团股份有限公司 栅极驱动电路、显示基板、显示装置和栅极驱动方法
KR20230016775A (ko) * 2021-07-26 2023-02-03 삼성디스플레이 주식회사 표시 장치

Family Cites Families (23)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
JP3298301B2 (ja) * 1994-04-18 2002-07-02 カシオ計算機株式会社 液晶駆動装置
US6536041B1 (en) * 1998-06-16 2003-03-18 United Video Properties, Inc. Program guide system with real-time data sources
JP2001166280A (ja) * 1999-12-10 2001-06-22 Nec Corp 液晶表示装置の駆動方法
JP2002123208A (ja) * 2000-10-13 2002-04-26 Nec Corp 画像表示装置およびその駆動方法
KR100705617B1 (ko) * 2003-03-31 2007-04-11 비오이 하이디스 테크놀로지 주식회사 액정구동장치
KR101189273B1 (ko) * 2005-09-07 2012-10-09 삼성디스플레이 주식회사 표시 장치의 구동 장치 및 이를 포함하는 표시 장치
KR100698703B1 (ko) * 2006-03-28 2007-03-23 삼성에스디아이 주식회사 화소 및 이를 이용한 유기전계발광 표시장치
KR101493276B1 (ko) * 2007-05-09 2015-02-16 삼성디스플레이 주식회사 타이밍 컨트롤러, 액정 표시 장치 및 액정 표시 장치의구동 방법
KR100897171B1 (ko) * 2007-07-27 2009-05-14 삼성모바일디스플레이주식회사 유기전계발광 표시장치
CN101872593A (zh) * 2009-04-24 2010-10-27 群康科技(深圳)有限公司 液晶显示装置及其控制方法
KR101152466B1 (ko) 2010-06-30 2012-06-01 삼성모바일디스플레이주식회사 화소 및 이를 이용한 유기전계발광 표시장치
KR20120065137A (ko) 2010-12-10 2012-06-20 삼성모바일디스플레이주식회사 화소, 이를 이용한 표시 장치, 및 그의 구동 방법
KR101753896B1 (ko) 2010-12-22 2017-07-05 삼성디스플레이 주식회사 엑스레이 검출기 및 그 구동방법
KR101871188B1 (ko) * 2011-02-17 2018-06-28 삼성디스플레이 주식회사 유기전계발광 표시장치 및 그의 구동방법
JP5755045B2 (ja) * 2011-06-20 2015-07-29 キヤノン株式会社 表示装置
US20130181964A1 (en) 2012-01-12 2013-07-18 Himax Technologies Limited Liquid crystal display
KR20130143318A (ko) 2012-06-21 2013-12-31 삼성디스플레이 주식회사 스테이지 회로 및 이를 이용한 유기전계발광 표시장치
KR101962432B1 (ko) 2012-09-20 2019-03-27 삼성디스플레이 주식회사 스테이지 회로 및 이를 이용한 유기전계발광 표시장치
KR102113650B1 (ko) * 2013-12-27 2020-06-03 삼성디스플레이 주식회사 표시 장치 및 그 구동 방법
KR102135432B1 (ko) * 2014-01-08 2020-07-20 삼성디스플레이 주식회사 표시 장치
KR102255866B1 (ko) * 2014-02-27 2021-05-26 삼성디스플레이 주식회사 표시 장치 및 이의 구동 방법
KR102305502B1 (ko) * 2014-12-22 2021-09-28 삼성디스플레이 주식회사 스캔라인 드라이버 칩 및 이를 포함하는 디스플레이 장치
KR102265368B1 (ko) * 2015-01-13 2021-06-15 삼성디스플레이 주식회사 화소, 이를 포함하는 표시 장치 및 그 구동방법

Non-Patent Citations (1)

* Cited by examiner, † Cited by third party
Title
None *

Also Published As

Publication number Publication date
CN107818761A (zh) 2018-03-20
KR20180030312A (ko) 2018-03-22
KR102559957B1 (ko) 2023-07-28
EP3293725A1 (en) 2018-03-14
US10878749B2 (en) 2020-12-29
US20180075803A1 (en) 2018-03-15
CN107818761B (zh) 2022-05-06

Similar Documents

Publication Publication Date Title
EP3293725B1 (en) Display device and driving method thereof
US10614754B2 (en) Stage and organic light emitting display device using the same
US10417970B2 (en) Display device
US10692428B2 (en) Organic light-emitting display device and method of driving the same
US10614732B2 (en) Stage circuit and scan driver using the same
KR102061256B1 (ko) 스테이지 회로 및 이를 이용한 유기전계발광 표시장치
KR101962432B1 (ko) 스테이지 회로 및 이를 이용한 유기전계발광 표시장치
US10255851B2 (en) Emission driver and display device including the same
US9773454B2 (en) Organic light emitting display device and driving method thereof
EP3258463A1 (en) Pixel, organic light emitting display device using the same, and method of driving the organic light emitting display device
US9747832B2 (en) Organic light emitting display device and driving method thereof
US9406261B2 (en) Stage circuit and scan driver using the same
US10198987B2 (en) Gate driving circuit
US9666127B2 (en) Scan driving apparatus and display apparatus including the same
US10242626B2 (en) Stage and organic light emitting display device using the same
US20130002630A1 (en) Scan driver and organic light emitting display using the same
US20170084225A1 (en) Display device and driving method thereof
KR101813215B1 (ko) 스테이지 회로 및 이를 이용한 주사 구동부
EP3637401A1 (en) Gate driver and display device including the same
US9978305B2 (en) Organic light emitting display utilizing data drivers for sequentially supplying data signals to output lines during one horizontal period
KR102199490B1 (ko) 발광제어 구동부 및 이를 포함하는 유기전계발광 표시장치
KR101094291B1 (ko) 액정 표시 장치
KR20150041308A (ko) 유기전계발광 표시장치

Legal Events

Date Code Title Description
PUAI Public reference made under article 153(3) epc to a published international application that has entered the european phase

Free format text: ORIGINAL CODE: 0009012

STAA Information on the status of an ep patent application or granted ep patent

Free format text: STATUS: THE APPLICATION HAS BEEN PUBLISHED

AK Designated contracting states

Kind code of ref document: A1

Designated state(s): AL AT BE BG CH CY CZ DE DK EE ES FI FR GB GR HR HU IE IS IT LI LT LU LV MC MK MT NL NO PL PT RO RS SE SI SK SM TR

AX Request for extension of the european patent

Extension state: BA ME

STAA Information on the status of an ep patent application or granted ep patent

Free format text: STATUS: REQUEST FOR EXAMINATION WAS MADE

17P Request for examination filed

Effective date: 20180913

RBV Designated contracting states (corrected)

Designated state(s): AL AT BE BG CH CY CZ DE DK EE ES FI FR GB GR HR HU IE IS IT LI LT LU LV MC MK MT NL NO PL PT RO RS SE SI SK SM TR

STAA Information on the status of an ep patent application or granted ep patent

Free format text: STATUS: EXAMINATION IS IN PROGRESS

17Q First examination report despatched

Effective date: 20190412

GRAP Despatch of communication of intention to grant a patent

Free format text: ORIGINAL CODE: EPIDOSNIGR1

STAA Information on the status of an ep patent application or granted ep patent

Free format text: STATUS: GRANT OF PATENT IS INTENDED

INTG Intention to grant announced

Effective date: 20200612

GRAS Grant fee paid

Free format text: ORIGINAL CODE: EPIDOSNIGR3

GRAA (expected) grant

Free format text: ORIGINAL CODE: 0009210

STAA Information on the status of an ep patent application or granted ep patent

Free format text: STATUS: THE PATENT HAS BEEN GRANTED

AK Designated contracting states

Kind code of ref document: B1

Designated state(s): AL AT BE BG CH CY CZ DE DK EE ES FI FR GB GR HR HU IE IS IT LI LT LU LV MC MK MT NL NO PL PT RO RS SE SI SK SM TR

REG Reference to a national code

Ref country code: GB

Ref legal event code: FG4D

REG Reference to a national code

Ref country code: CH

Ref legal event code: EP

REG Reference to a national code

Ref country code: IE

Ref legal event code: FG4D

REG Reference to a national code

Ref country code: DE

Ref legal event code: R096

Ref document number: 602017027654

Country of ref document: DE

REG Reference to a national code

Ref country code: AT

Ref legal event code: REF

Ref document number: 1336627

Country of ref document: AT

Kind code of ref document: T

Effective date: 20201215

REG Reference to a national code

Ref country code: AT

Ref legal event code: MK05

Ref document number: 1336627

Country of ref document: AT

Kind code of ref document: T

Effective date: 20201118

REG Reference to a national code

Ref country code: NL

Ref legal event code: MP

Effective date: 20201118

PG25 Lapsed in a contracting state [announced via postgrant information from national office to epo]

Ref country code: FI

Free format text: LAPSE BECAUSE OF FAILURE TO SUBMIT A TRANSLATION OF THE DESCRIPTION OR TO PAY THE FEE WITHIN THE PRESCRIBED TIME-LIMIT

Effective date: 20201118

Ref country code: GR

Free format text: LAPSE BECAUSE OF FAILURE TO SUBMIT A TRANSLATION OF THE DESCRIPTION OR TO PAY THE FEE WITHIN THE PRESCRIBED TIME-LIMIT

Effective date: 20210219

Ref country code: RS

Free format text: LAPSE BECAUSE OF FAILURE TO SUBMIT A TRANSLATION OF THE DESCRIPTION OR TO PAY THE FEE WITHIN THE PRESCRIBED TIME-LIMIT

Effective date: 20201118

Ref country code: PT

Free format text: LAPSE BECAUSE OF FAILURE TO SUBMIT A TRANSLATION OF THE DESCRIPTION OR TO PAY THE FEE WITHIN THE PRESCRIBED TIME-LIMIT

Effective date: 20210318

Ref country code: NO

Free format text: LAPSE BECAUSE OF FAILURE TO SUBMIT A TRANSLATION OF THE DESCRIPTION OR TO PAY THE FEE WITHIN THE PRESCRIBED TIME-LIMIT

Effective date: 20210218

PG25 Lapsed in a contracting state [announced via postgrant information from national office to epo]

Ref country code: LV

Free format text: LAPSE BECAUSE OF FAILURE TO SUBMIT A TRANSLATION OF THE DESCRIPTION OR TO PAY THE FEE WITHIN THE PRESCRIBED TIME-LIMIT

Effective date: 20201118

Ref country code: IS

Free format text: LAPSE BECAUSE OF FAILURE TO SUBMIT A TRANSLATION OF THE DESCRIPTION OR TO PAY THE FEE WITHIN THE PRESCRIBED TIME-LIMIT

Effective date: 20210318

Ref country code: PL

Free format text: LAPSE BECAUSE OF FAILURE TO SUBMIT A TRANSLATION OF THE DESCRIPTION OR TO PAY THE FEE WITHIN THE PRESCRIBED TIME-LIMIT

Effective date: 20201118

Ref country code: BG

Free format text: LAPSE BECAUSE OF FAILURE TO SUBMIT A TRANSLATION OF THE DESCRIPTION OR TO PAY THE FEE WITHIN THE PRESCRIBED TIME-LIMIT

Effective date: 20210218

Ref country code: AT

Free format text: LAPSE BECAUSE OF FAILURE TO SUBMIT A TRANSLATION OF THE DESCRIPTION OR TO PAY THE FEE WITHIN THE PRESCRIBED TIME-LIMIT

Effective date: 20201118

Ref country code: SE

Free format text: LAPSE BECAUSE OF FAILURE TO SUBMIT A TRANSLATION OF THE DESCRIPTION OR TO PAY THE FEE WITHIN THE PRESCRIBED TIME-LIMIT

Effective date: 20201118

REG Reference to a national code

Ref country code: LT

Ref legal event code: MG9D

PG25 Lapsed in a contracting state [announced via postgrant information from national office to epo]

Ref country code: HR

Free format text: LAPSE BECAUSE OF FAILURE TO SUBMIT A TRANSLATION OF THE DESCRIPTION OR TO PAY THE FEE WITHIN THE PRESCRIBED TIME-LIMIT

Effective date: 20201118

PG25 Lapsed in a contracting state [announced via postgrant information from national office to epo]

Ref country code: SM

Free format text: LAPSE BECAUSE OF FAILURE TO SUBMIT A TRANSLATION OF THE DESCRIPTION OR TO PAY THE FEE WITHIN THE PRESCRIBED TIME-LIMIT

Effective date: 20201118

Ref country code: LT

Free format text: LAPSE BECAUSE OF FAILURE TO SUBMIT A TRANSLATION OF THE DESCRIPTION OR TO PAY THE FEE WITHIN THE PRESCRIBED TIME-LIMIT

Effective date: 20201118

Ref country code: CZ

Free format text: LAPSE BECAUSE OF FAILURE TO SUBMIT A TRANSLATION OF THE DESCRIPTION OR TO PAY THE FEE WITHIN THE PRESCRIBED TIME-LIMIT

Effective date: 20201118

Ref country code: EE

Free format text: LAPSE BECAUSE OF FAILURE TO SUBMIT A TRANSLATION OF THE DESCRIPTION OR TO PAY THE FEE WITHIN THE PRESCRIBED TIME-LIMIT

Effective date: 20201118

Ref country code: SK

Free format text: LAPSE BECAUSE OF FAILURE TO SUBMIT A TRANSLATION OF THE DESCRIPTION OR TO PAY THE FEE WITHIN THE PRESCRIBED TIME-LIMIT

Effective date: 20201118

Ref country code: RO

Free format text: LAPSE BECAUSE OF FAILURE TO SUBMIT A TRANSLATION OF THE DESCRIPTION OR TO PAY THE FEE WITHIN THE PRESCRIBED TIME-LIMIT

Effective date: 20201118

REG Reference to a national code

Ref country code: DE

Ref legal event code: R097

Ref document number: 602017027654

Country of ref document: DE

PG25 Lapsed in a contracting state [announced via postgrant information from national office to epo]

Ref country code: DK

Free format text: LAPSE BECAUSE OF FAILURE TO SUBMIT A TRANSLATION OF THE DESCRIPTION OR TO PAY THE FEE WITHIN THE PRESCRIBED TIME-LIMIT

Effective date: 20201118

PLBE No opposition filed within time limit

Free format text: ORIGINAL CODE: 0009261

STAA Information on the status of an ep patent application or granted ep patent

Free format text: STATUS: NO OPPOSITION FILED WITHIN TIME LIMIT

26N No opposition filed

Effective date: 20210819

PG25 Lapsed in a contracting state [announced via postgrant information from national office to epo]

Ref country code: AL

Free format text: LAPSE BECAUSE OF FAILURE TO SUBMIT A TRANSLATION OF THE DESCRIPTION OR TO PAY THE FEE WITHIN THE PRESCRIBED TIME-LIMIT

Effective date: 20201118

Ref country code: NL

Free format text: LAPSE BECAUSE OF FAILURE TO SUBMIT A TRANSLATION OF THE DESCRIPTION OR TO PAY THE FEE WITHIN THE PRESCRIBED TIME-LIMIT

Effective date: 20201118

Ref country code: IT

Free format text: LAPSE BECAUSE OF FAILURE TO SUBMIT A TRANSLATION OF THE DESCRIPTION OR TO PAY THE FEE WITHIN THE PRESCRIBED TIME-LIMIT

Effective date: 20201118

PG25 Lapsed in a contracting state [announced via postgrant information from national office to epo]

Ref country code: SI

Free format text: LAPSE BECAUSE OF FAILURE TO SUBMIT A TRANSLATION OF THE DESCRIPTION OR TO PAY THE FEE WITHIN THE PRESCRIBED TIME-LIMIT

Effective date: 20201118

PG25 Lapsed in a contracting state [announced via postgrant information from national office to epo]

Ref country code: ES

Free format text: LAPSE BECAUSE OF FAILURE TO SUBMIT A TRANSLATION OF THE DESCRIPTION OR TO PAY THE FEE WITHIN THE PRESCRIBED TIME-LIMIT

Effective date: 20201118

REG Reference to a national code

Ref country code: CH

Ref legal event code: PL

PG25 Lapsed in a contracting state [announced via postgrant information from national office to epo]

Ref country code: MC

Free format text: LAPSE BECAUSE OF FAILURE TO SUBMIT A TRANSLATION OF THE DESCRIPTION OR TO PAY THE FEE WITHIN THE PRESCRIBED TIME-LIMIT

Effective date: 20201118

REG Reference to a national code

Ref country code: BE

Ref legal event code: MM

Effective date: 20210831

PG25 Lapsed in a contracting state [announced via postgrant information from national office to epo]

Ref country code: LI

Free format text: LAPSE BECAUSE OF NON-PAYMENT OF DUE FEES

Effective date: 20210831

Ref country code: CH

Free format text: LAPSE BECAUSE OF NON-PAYMENT OF DUE FEES

Effective date: 20210831

PG25 Lapsed in a contracting state [announced via postgrant information from national office to epo]

Ref country code: IS

Free format text: LAPSE BECAUSE OF FAILURE TO SUBMIT A TRANSLATION OF THE DESCRIPTION OR TO PAY THE FEE WITHIN THE PRESCRIBED TIME-LIMIT

Effective date: 20210318

Ref country code: LU

Free format text: LAPSE BECAUSE OF NON-PAYMENT OF DUE FEES

Effective date: 20210828

PG25 Lapsed in a contracting state [announced via postgrant information from national office to epo]

Ref country code: IE

Free format text: LAPSE BECAUSE OF NON-PAYMENT OF DUE FEES

Effective date: 20210828

Ref country code: BE

Free format text: LAPSE BECAUSE OF NON-PAYMENT OF DUE FEES

Effective date: 20210831

PG25 Lapsed in a contracting state [announced via postgrant information from national office to epo]

Ref country code: HU

Free format text: LAPSE BECAUSE OF FAILURE TO SUBMIT A TRANSLATION OF THE DESCRIPTION OR TO PAY THE FEE WITHIN THE PRESCRIBED TIME-LIMIT; INVALID AB INITIO

Effective date: 20170828

P01 Opt-out of the competence of the unified patent court (upc) registered

Effective date: 20230516

PG25 Lapsed in a contracting state [announced via postgrant information from national office to epo]

Ref country code: CY

Free format text: LAPSE BECAUSE OF FAILURE TO SUBMIT A TRANSLATION OF THE DESCRIPTION OR TO PAY THE FEE WITHIN THE PRESCRIBED TIME-LIMIT

Effective date: 20201118

PGFP Annual fee paid to national office [announced via postgrant information from national office to epo]

Ref country code: GB

Payment date: 20230720

Year of fee payment: 7

PGFP Annual fee paid to national office [announced via postgrant information from national office to epo]

Ref country code: FR

Payment date: 20230725

Year of fee payment: 7

Ref country code: DE

Payment date: 20230720

Year of fee payment: 7

PG25 Lapsed in a contracting state [announced via postgrant information from national office to epo]

Ref country code: MK

Free format text: LAPSE BECAUSE OF FAILURE TO SUBMIT A TRANSLATION OF THE DESCRIPTION OR TO PAY THE FEE WITHIN THE PRESCRIBED TIME-LIMIT

Effective date: 20201118