EP3170259A2 - Superconducting phase-shift system - Google Patents
Superconducting phase-shift systemInfo
- Publication number
- EP3170259A2 EP3170259A2 EP15839112.8A EP15839112A EP3170259A2 EP 3170259 A2 EP3170259 A2 EP 3170259A2 EP 15839112 A EP15839112 A EP 15839112A EP 3170259 A2 EP3170259 A2 EP 3170259A2
- Authority
- EP
- European Patent Office
- Prior art keywords
- phase
- variable inductance
- pass filter
- input
- output
- Prior art date
- Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
- Granted
Links
Classifications
-
- H—ELECTRICITY
- H03—ELECTRONIC CIRCUITRY
- H03H—IMPEDANCE NETWORKS, e.g. RESONANT CIRCUITS; RESONATORS
- H03H7/00—Multiple-port networks comprising only passive electrical elements as network components
- H03H7/18—Networks for phase shifting
- H03H7/20—Two-port phase shifters providing an adjustable phase shift
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01P—WAVEGUIDES; RESONATORS, LINES, OR OTHER DEVICES OF THE WAVEGUIDE TYPE
- H01P1/00—Auxiliary devices
- H01P1/18—Phase-shifters
-
- H—ELECTRICITY
- H10—SEMICONDUCTOR DEVICES; ELECTRIC SOLID-STATE DEVICES NOT OTHERWISE PROVIDED FOR
- H10N—ELECTRIC SOLID-STATE DEVICES NOT OTHERWISE PROVIDED FOR
- H10N60/00—Superconducting devices
- H10N60/10—Junction-based devices
- H10N60/12—Josephson-effect devices
Definitions
- the present invention relates generally to superconducting circuits, and more particularly to a superconducting phase-shift system.
- quantum information processing implementations including superconducting and semiconducting qubits, require signals (e.g., shaped microwave pulses) for both qubit control and readout.
- Signal e.g., shaped microwave pulses
- Scaling such systems to a useful integration complexity typically requires a toolbox for locally steering and manipulating signals on-chip in a cryogenic environment.
- the system can include circuit components for adjusting characteristics of the signals, such as a phase or other characteristics of the signals that implement qubit control and readout.
- Some variable phase shift devices can be implemented with voltage variable capacitors (i.e., varactors). However, although some varactors are compatible with cryogenic operation, they typically require control voltages that may range from 1-10 volts, which cannot easily be generated by single flux quantum (SFQ) circuits.
- SFQ single flux quantum
- One example includes a superconducting phase-shift system.
- the system includes an all-pass filter comprising at least one variable inductance element.
- the all-pass filter can be configured to receive an input signal and to provide the input signal as an output signal that is phase-shifted relative to the input signal based on a variable inductance provided by each of the at least one variable inductance element.
- the system can further include a phase controller configured to provide a phase-control current to control the variable inductance of the at least one variable inductance element based on a characteristic of the phase-control current.
- Another example includes a method for phase-shifting an input signal via an all- pass filter.
- the method includes receiving the input signal at an input of the all-pass filter.
- the method also includes providing a phase-control current from a phase controller onto a control line that is inductively coupled to a first variable inductance element that is coupled to the input and to a second variable inductance element that is coupled to an output of the all-pass filter.
- the method also includes adjusting an amplitude of the phase-control current to control a variable inductance associated with each of the first and second variable inductance elements.
- the method further includes providing an output signal at the output that is phase-shifted relative to the input signal based on the variable inductance of the first and second variable inductance elements.
- Another example includes a superconducting phase-shift system.
- the system includes an all-pass filter comprising at least one variable inductance element.
- Each of the at least one variable inductance element can be configured as at least one Superconducting
- the all- pass filter can be configured to receive an input signal and to provide the input signal as an output signal that is phase-shifted relative to the input signal based on a variable inductance provided by each of the at least one variable inductance element.
- the system can further include a phase controller configured to provide a phase-control current at a variable amplitude to control the variable inductance of the at least one variable inductance element.
- the phase-control current can be inductively coupled to each of the at least one SQUID in each of the at least one variable inductance element.
- FIG. 1 illustrates an example of a superconducting phase-shift system.
- FIG. 2 illustrates another example of a superconducting phase-shift system.
- FIG. 3 illustrates an example of a superconducting phase-shift circuit.
- FIG. 4 illustrates an example diagram of a Superconducting Quantum Interference
- FIG. 5 illustrates yet another example of a superconducting phase-shift system.
- FIG. 6 illustrates yet a further example of a superconducting phase-shift system.
- FIG. 7 illustrates an example of method for phase- shifting an input signal via an all-pass filter.
- a superconducting phase-shift system can include an all-pass filter that receives a signal (e.g., a microwave signal) at an input and provides an output signal that is a phase- shifted version of the input signal at an output.
- a signal e.g., a microwave signal
- superconducting phase- shift system includes an all-pass filter that includes at least one variable inductance element that can be configured, for example, as a Superconducting Quantum
- the all-pass filter can include a first variable inductance element coupled to the input and a second variable inductance element that is coupled to the output.
- the variable inductance element(s) are configured to provide variable inductance to the input signal in generating the phase- shifted output signal in response to a characteristic of a phase-control current.
- the phase-control current can be generated by a phase controller that provides the phase-control current at an amplitude that is variable to result in the variable inductance.
- the phase-control current can be inductively coupled to the variable inductance element(s).
- the all-pass filter can include a capacitor that separates the input and the output, and can include a first variable inductance element coupled to the input and a second variable inductance element coupled to the output.
- the first and second variable inductance elements can each be configured as a pair of SQUIDs that are each inductively coupled to a conductor on which the phase-control current is provided.
- the SQUIDs can each include a pair of Josephson junctions which can be asymmetric with respect to critical current.
- FIG. 1 illustrates an example of a superconducting phase-shift system 10.
- the superconducting phase- shift system 10 can be implemented in any of a variety of
- the input signal SIG MW can be a microwave signal that is implemented in a control scheme for a quantum circuit, such as performing a gate or a readout operation on a qubit.
- the input signal SIG MW can be a signal pulse or another type of signal.
- the superconducting phase-shift system 10 provides an output signal SIG SH that can correspond to a phase- shifted version of the input signal SIG MW -
- the superconducting phase-shift system 10 includes an all-pass filter 12 and a phase controller 14.
- the all-pass filter 12 is configured to provide a phase-shift of the input signal SIG MW , such as in a given range of frequencies of the input signal SIG MW -
- the all-pass filter 12 includes at least one variable inductance element 16 that is responsive to a phase-control current I PH that is generated by the phase controller 14.
- the phase-control current IpH is inductively coupled to the variable inductance element(s) 16, such that an amplitude of the phase-control current I PH can control a magnitude of inductance provided by the variable inductance element(s) 16.
- the phase controller 14 can be configured as a current source (e.g., AC or DC), or as an SFQ pulse generator.
- the variable inductance element(s) 16 can be coupled to an input and/or an output of the all-pass filter 12, such that the inductance that is provided by the variable inductance element(s) 16 can provide a phase-shift of the input signal SIG MW -
- the output signal SIG SH can be provided as a phase-shifted version of the input signal SIG MW -
- the inductance provided by the variable inductance element(s) 16 can likewise be varied to adjust the amount of phase-shift provided by the all-pass filter 12 with respect to the input signal SIG MW -
- the all-pass filter 12 can include a capacitor that separates an input that receives the input signal SIG MW and an output that provides the output signal SIG SH -
- the variable inductance element(s) 16 can include
- the first and second variable inductance elements can each be configured as a pair of Superconducting Quantum Interference Devices (SQUIDs) that are each inductively coupled to a conductor on which the phase-control current I PH is provided.
- the SQUIDs can each include a pair of Josephson junctions that can be asymmetric with respect to critical current.
- variations in amplitude of the phase-control current I PH can change a magnetic flux associated with each of the SQUIDs (e.g., approximately equally), such that the changes in magnetic flux can provide a variable inductance of the SQUIDs to provide a phase change of the input signal SIG MW that is received at the input, and which is thus provided as the output signal SIG SH of the superconducting phase- shift system.
- FIG. 2 illustrates another example of a superconducting phase-shift system 50.
- the superconducting phase-shift system 50 can correspond to the superconducting phase-shift system 10 in the example of FIG. 1, and can thus be implemented in a variety of superconducting circuit systems to provide phase-control of an input signal SIG MW to provide a phase-shifted output signal SIGS H -
- the superconducting phase-shift system 50 includes an all-pass filter 52 and a phase controller 54.
- the all-pass filter 52 is configured to provide a phase-shift of the input signal SIG MW that is received at an input 56, such as in a given range of frequencies of the input signal SIG MW , to provide the phase-shifted output signal SIG SH from an output 58.
- the input 56 and the output 58 are coupled via a capacitor C .
- the all-pass filter 52 includes an input variable inductance element 60 that is coupled to the input 56 via an inductor Li, and an output variable inductance element 62 that is coupled to the output 58 via an inductor L 2 .
- a capacitor C 2 interconnects the input and output variable inductance elements 60 and 62 to a low-voltage rail, demonstrated in the example of FIG. 2 as ground.
- the capacitor C 2 along with the capacitor Ci and the inductors Li and L 2 , is configured to set the characteristics of the all-pass filter 52 (e.g., the center frequency and impedance).
- Each of the input and output variable inductance elements 60 and 62 are responsive to a phase-control current I PH that is generated by the phase controller 54.
- each of the input and output variable inductance elements 60 and 62 can include at least one SQUID comprising an inductor and a parallel pair of Josephson junctions.
- the inductor of the at least one SQUID in each of the input and output can be magnetically coupled to an inductor on a control line on which the phase-control current I PH is provided. Therefore, the phase-control current I PH can be inductively coupled to each of the input and output variable inductance elements 60 and 62.
- An amplitude of the phase-control current I PH can control a magnitude of inductance provided by the input and output variable inductance elements 60 and 62.
- the inductance provided by the input and output variable inductance elements 60 and 62 can likewise be varied to adjust the amount of phase-shift provided by the all-pass filter 52 with respect to the input signal SIG MW -
- the phase-control current I PH can provide a bias current with respect to the parallel pair of Josephson junctions in each of the at least one SQUID in each of the input and output variable inductance elements 60 and 62.
- the phase-control current I PH can be varied to adjust a magnetic flux applied to each of the at least one SQUID in each of the input and output variable inductance elements 60 and 62.
- the all-pass filter 52 can achieve significant variable phase-shift capability (e.g., up to approximately 90° or more) at a predetermined center frequency of the input signal SIG MW , with diminishing phase-shift as the frequency of the input signal SIG MW deviates from the center frequency.
- the center frequency can be tuned, for example, based on a capacitance of the capacitors Ci and C 2 and/or an inductance of each of the inductors Li and L 2 .
- the superconducting phase-shift system 50 can be implemented as a compact, lumped-element device to provide phase-shift of a signal (e.g., a microwave signal) based on implementing variable inductance, as opposed to typical phase-shift systems that implement distributed phase-shift elements along the length of a transmission line, or that implement variable capacitance in each of a plurality of stages.
- a signal e.g., a microwave signal
- FIG. 3 illustrates another example of a superconducting phase-shift system 100.
- the superconducting phase-shift system 100 can correspond to the superconducting phase-shift system 10 and/or the superconducting phase-shift system 50 in the respective examples of FIGS . 1 and 2, and can thus be implemented in a variety of superconducting circuit systems to provide phase-control of an input signal SIG MW to provide a phase-shifted output signal SIG SH - [0024]
- the superconducting phase-shift system 100 includes an all-pass filter 102 and a phase controller 104.
- the all-pass filter 102 is configured to provide a phase-shift of the input signal SIG MW that is received at an input 106, such as in a given range of frequencies of the input signal SIG MW , to provide the phase-shifted output signal SIG SH from an output 108.
- the input 106 and the output 108 are coupled via a capacitor Ci.
- the all-pass filter 102 includes an input variable inductance element 110 that is coupled to the input 106 via an inductor L 1; and an output variable inductance element 112 that is coupled to the output 108 via an inductor L 2 .
- the input variable inductance element 110 is demonstrated in the example of
- FIG. 3 as a first SQUID 114 and a second SQUID 116 that each include a parallel pair of Josephson junctions JJi and JJ 2 and a pair of inductors Ln and L 12 .
- the first SQUID 114 is coupled to the inductor Li and the second SQUID 116 is coupled to a capacitor C 2 that interconnects the input and output variable inductance elements 110 and 112 to ground.
- the first and second SQUIDs 114 and 116 are connected in series via a conductive coupling between the respective inductors Ln and L 12 in each of the first and second SQUIDs 114 and 116.
- the output variable inductance element 112 is demonstrated in the example of FIG.
- first SQUID 118 and a second SQUID 120 that each include a parallel pair of Josephson junctions JJi and JJ 2 and a pair of inductors Ln and L 12 .
- the first SQUID 118 is coupled to the inductor L 2 and the second SQUID 120 is coupled to the capacitor C 2 .
- the first and second SQUIDs 118 and 120 are connected in series via a conductive coupling between the respective inductors Ln and L 12 in each of the first and second SQUIDs 118 and 120.
- the phase controller 104 is configured to generate a phase-control current I PH on a control line 122 that includes a plurality of inductors L 21 and L 22 .
- Each of the inductors L 21 is magnetically coupled with a respective inductor Ln in each of the four SQUIDs 114, 116, 118, and 120
- each of the inductors L 22 is magnetically coupled with a respective inductor L 12 in each of the four SQUIDs 114, 116, 118, and 120.
- phase-control current I PH is inductively coupled to each of the SQUIDs 114, 116, 118, and 120, such that the phase-control current I PH induces a bias current in each of the SQUIDs 114, 116, 118, and 120.
- each of the SQUIDs 114, 116, 118, and 120 exhibit a magnetic flux in response to the phase- control current I PH .
- an amplitude of the phase-control current I PH can control a magnitude of inductance provided by the input and output variable inductance elements 110 and 112.
- FIG. 4 illustrates an example diagram of a SQUID 150.
- the SQUID 150 can correspond to one of the SQUIDs 114, 116, 118, and 120 in the example of FIG. 3.
- FIG. 3 illustrates the example of FIG. 3 in the following description of the example of FIG. 4.
- the SQUID 150 includes the parallel pair of Josephson junctions JJi and JJ 2 , as well as the inductors Ln and L 12 that are magnetically coupled to the inductors L 21 and L 22 that are provided on the conductor on which the phase-control current I PH is provided. Therefore, the phase-control current I PH can provide a bias current with respect to the parallel pair of Josephson junctions ⁇ and JJ 2 in the SQUID 150.
- the Josephson junctions ⁇ and JJ 2 and the inductors Ln and L 12 are enclosed in a loop having a linear inductance due to the inductors Ln and L 12 that is smaller than the inductance due to the Josephson junctions JJi and JJ 2 .
- the SQUID 150 encloses a magnetic flux ⁇ that is supplied to the
- the parallel pair of Josephson junctions ⁇ and JJ 2 can be asymmetric with respect to each other, such that one of the Josephson junctions JJi and JJ 2 has a greater critical current than the other.
- the Josephson junction ⁇ can have a critical current of
- the Josephson junction JJ 2 can have a critical current of
- a total critical current of the SQUID 150 can depend on the magnetic flux ⁇ in a periodic fashion, with the total critical current remaining greater than zero in response to the magnetic flux ⁇ being approximately equal to a flux quantum ⁇ divided by two based on asymmetric critical currents of the Josephson junctions JJi and JJ 2 .
- the superconducting phase-shift system 100 and the SQUID 150 demonstrated in the respective examples of FIGS. 3 and 4 provide an example of an all-pass filter-based phase- shift system for a signal that implements variable inductance in a compact lumped-element arrangement. It is to be understood that the superconducting phase-shift system 100 is not limited to the example of FIG. 3. As an example, while the example of FIG. 3 demonstrates four SQUIDs 114, 116, 118, and 120, the all-pass filter 102 could instead include a different number of SQUIDs in each of the input and output variable inductance elements 110 and 112.
- each of the input and output variable inductance elements 110 and 112 could instead include a single SQUID, or could include multiple SQUIDs or SQUID pairs, such as operating based on different respective phase-control currents.
- the superconducting phase- shift system 100 could include a different arrangement of filter elements with respect to the capacitor Ci and the inductors Li and L 2 (e.g., can omit the inductors Li and L 2 ). Therefore, the superconducting phase- shift system 100 can be configured in a variety of different ways.
- FIG. 5 illustrates yet another example of a superconducting phase-shift system 200.
- the superconducting phase-shift system 200 can correspond to the superconducting phase-shift system 10 in the example of FIG. 1, and can thus be implemented in a variety of superconducting circuit systems to provide phase-control of an input signal SIG MW to provide a phase-shifted output signal SIG SH -
- the superconducting phase-shift system 200 includes an all-pass filter 202 and a phase controller 204.
- the all-pass filter 202 is configured to provide a phase-shift of the input signal SIG MW that is received at an input 206, such as in a given range of frequencies of the input signal SIG MW , to provide the phase-shifted output signal SIG SH from an output 208.
- the input 206 and the output 208 are coupled via a capacitor C .
- the all-pass filter 202 includes an input variable inductance element 210 that is coupled to the input 206 via an inductor Li, and an output variable inductance element 212 that is coupled to the output 208 via an inductor L 2 .
- a capacitor C 2 interconnects the input and output variable inductance elements 210 and 212 to a low-voltage rail, demonstrated in the example of FIG. 5 as ground.
- the input variable inductance element 210 includes a plurality N of input variable inductance portions 214
- the output variable inductance element 212 includes a plurality N of output variable inductance portions 216, where N is a positive integer greater than one.
- Each of the input variable inductance portions 214 and each respective one of the output variable inductance portions 216 is responsive to one of a respective plurality N of phase-control currents I PH i through I PHN that is generated by the phase controller 204.
- each of the input and output variable inductance portions 214 and 216 can include at least one SQUID comprising an inductor and a parallel pair of Josephson junctions.
- each of the input and output variable inductance portions 214 and 216 can include a pair of SQUIDs, such as similar to the example of FIG. 3, that are each inductively coupled to the respective one of the plurality of phase-control currents Ip through I PHN - AS a result, each of the phase-control currents I PH i through I PHN can provide separate and individual control over the amount of inductance that is provided by the respective input and output variable inductance portions 214 and 216, and thus the input and output variable inductance elements 210 and 212.
- each of the input variable inductance portions 214 and each of the output variable inductance portions 216 can be configured uniquely with respect to the other respective input and output variable inductance portions 214 and 216. Therefore, all-pass filter 202 of the superconducting phase-shift system 200 can provide more control of the phase- shift of the input signal SIG MW -
- the all-pass filter 202 can provide fine and coarse setting of the phase-shift of the input signal SIG MW via the phase-control currents Ip through IpHN, or can provide incremental binary adjustments to the phase-shift, or any of a variety of other types of adjustments to the phase- shift of the input signal SIG MW - [0034] FIG.
- the superconducting phase-shift system 250 includes a plurality X of all-pass filters 252 and a phase controller 254, where X is a positive integer greater than one.
- each of the all-pass filters 252 can be configured substantially similar to the all-pass filter 52, the all-pass filter 102, or the all-pass filter 202 in the respective examples of FIGS . 2, 3, or 5.
- the plurality of all-pass filters 252 are thus each configured to provide a respective phase- shift of an input signal SIG MW , such as in a given range of frequencies of the input signal SIG MW -
- each of the all-pass filters 252 provides a separate contribution of phase-shift to provide the output signal SIG SH corresponding to a phase-shifted version of the input signal SIG M w-
- each of the all-pass filters 252 is controlled by a phase- control current I PH that is generated by the phase controller 254.
- the phase- control current I PH can include a single current that is inductively coupled to variable inductance elements in each of the all-pass filters 252, or can be a separate and independent current that is inductively coupled to at least one variable inductance element a respective one of the all-pass filters 252.
- a first of the all-pass filters 252 provides a first phase-shift of the input signal SIG MW received at an input of the first of the all-pass filters 252 to provide a signal SIGsm at an output of the first of the all-pass filters 252.
- a next one of the all-pass filters 252 provides a phase-shift of the signal SIGsm received at an input of the next of the all-pass filters 252 to provide a signal at an output of the next of the all-pass filters 252 that is further phase- shifted, up to a last of the all-pass filters 252 (i.e., the Xth all-pass filter 252) providing a phase-shift of a signal SIG SHX -I received at an input of the last of the all-pass filters 252 to provide the phase-shifted signal SIG SHX at an output of the last of the all-pass filters 252.
- each of the all-pass filters 252 can provide separate amounts of cumulative phase-shift of the input signal SIG MW to achieve any amount of desired phase-shift in providing the output signal SIG SH x-
- FIG. 7 a methodology in accordance with various aspects of the present invention will be better appreciated with reference to FIG. 7. While, for purposes of simplicity of explanation, the methodology of FIG. 7 is shown and described as executing serially, it is to be understood and appreciated that the present invention is not limited by the illustrated order, as some aspects could, in accordance with the present invention, occur in different orders and/or concurrently with other aspects from that shown and described herein. Moreover, not all illustrated features may be required to implement a methodology in accordance with an aspect of the present invention.
- FIG. 7 illustrates a method 300 for method for phase- shifting an input signal (e.g., the input signal SIG MW ) via an all-pass filter (e.g., the all-pass filter 12).
- the input signal is received at an input (e.g., the input 56) of the all-pass filter.
- a phase-control current (e.g., the phase-control current 3 ⁇ 4 3 ⁇ 4 ) is provided from a phase controller (e.g., the phase controller 14) onto a control line (e.g., the control line 122) that is inductively coupled to a first variable inductance element (e.g., the input variable inductance element 60) that is coupled to the input and to a second variable inductance element (e.g., the output variable inductance element 62) that is coupled to an output (e.g., the output 58) of the all-pass filter.
- an amplitude of the phase-control current is adjusted to control a variable inductance associated with each of the first and second variable inductance elements.
- an output signal (e.g., the output signal SIG SH ) is provided at the output that is phase-shifted relative to the input signal based on the variable inductance of the first and second variable inductance elements.
Landscapes
- Superconductor Devices And Manufacturing Methods Thereof (AREA)
- Networks Using Active Elements (AREA)
Abstract
Description
Claims
Applications Claiming Priority (2)
| Application Number | Priority Date | Filing Date | Title |
|---|---|---|---|
| US14/490,171 US9509274B2 (en) | 2014-09-18 | 2014-09-18 | Superconducting phase-shift system |
| PCT/US2015/046569 WO2016076935A2 (en) | 2014-09-18 | 2015-08-24 | Superconducting phase-shift system |
Publications (2)
| Publication Number | Publication Date |
|---|---|
| EP3170259A2 true EP3170259A2 (en) | 2017-05-24 |
| EP3170259B1 EP3170259B1 (en) | 2021-09-29 |
Family
ID=55447078
Family Applications (1)
| Application Number | Title | Priority Date | Filing Date |
|---|---|---|---|
| EP15839112.8A Active EP3170259B1 (en) | 2014-09-18 | 2015-08-24 | Superconducting phase-shift system |
Country Status (7)
| Country | Link |
|---|---|
| US (1) | US9509274B2 (en) |
| EP (1) | EP3170259B1 (en) |
| JP (1) | JP6498752B2 (en) |
| KR (1) | KR101901166B1 (en) |
| AU (1) | AU2015347258B2 (en) |
| CA (1) | CA2960483C (en) |
| WO (1) | WO2016076935A2 (en) |
Families Citing this family (26)
| Publication number | Priority date | Publication date | Assignee | Title |
|---|---|---|---|---|
| US7533068B2 (en) | 2004-12-23 | 2009-05-12 | D-Wave Systems, Inc. | Analog processor comprising quantum devices |
| US8571614B1 (en) | 2009-10-12 | 2013-10-29 | Hypres, Inc. | Low-power biasing networks for superconducting integrated circuits |
| US9768771B2 (en) | 2015-02-06 | 2017-09-19 | Northrop Grumman Systems Corporation | Superconducting single-pole double-throw switch system |
| US10222416B1 (en) | 2015-04-14 | 2019-03-05 | Hypres, Inc. | System and method for array diagnostics in superconducting integrated circuit |
| CN107580752B (en) | 2015-05-14 | 2023-03-24 | D-波系统公司 | Frequency multiplexed resonator input and/or output for superconducting devices |
| US9461588B1 (en) * | 2015-06-09 | 2016-10-04 | Microsoft Technology Licensing, Llc | Doubly balanced josephson junction mixer |
| US9991864B2 (en) * | 2015-10-14 | 2018-06-05 | Microsoft Technology Licensing, Llc | Superconducting logic compatible phase shifter |
| US10008362B1 (en) | 2016-12-27 | 2018-06-26 | Mapper Lithography Ip B.V. | Optical fiber feedthrough device and fiber path arrangement |
| US10176432B2 (en) | 2017-03-07 | 2019-01-08 | International Business Machines Corporation | Weakly tunable qubit based on two coupled disparate transmons |
| US10223643B1 (en) * | 2017-09-29 | 2019-03-05 | International Business Machines Corporation | Reduction and/or mitigation of crosstalk in quantum bit gates |
| US10235635B1 (en) | 2017-10-19 | 2019-03-19 | International Business Machines Corporation | Capacitively-shunted asymmetric DC-SQUID for qubit readout and reset |
| US10411321B2 (en) | 2018-02-15 | 2019-09-10 | International Business Machines Corporation | Circulator for use in superconducting quantum technology |
| EP3744001B1 (en) | 2018-02-27 | 2024-07-31 | D-Wave Systems Inc. | Systems and methods for coupling a superconducting transmission line to an array of resonators |
| US12020116B2 (en) | 2018-05-11 | 2024-06-25 | 1372934 B.C. Ltd. | Single flux quantum source for projective measurements |
| TR201809195A2 (en) * | 2018-06-28 | 2018-07-23 | Tobb Ekonomi Ve Teknoloji Ueniversitesi | A NEURON CIRCUIT |
| US11121302B2 (en) | 2018-10-11 | 2021-09-14 | SeeQC, Inc. | System and method for superconducting multi-chip module |
| US10572816B1 (en) * | 2018-12-05 | 2020-02-25 | Wisconsin Alumni Research Foundation | System and method for controlling superconducting qubits |
| US11422958B2 (en) | 2019-05-22 | 2022-08-23 | D-Wave Systems Inc. | Systems and methods for efficient input and output to quantum processors |
| EP3983962A4 (en) | 2019-06-11 | 2023-05-31 | D-Wave Systems Inc. | I/O SYSTEMS AND METHODS FOR SUPERCONDUCTIVE DEVICES |
| US11574228B2 (en) | 2020-05-02 | 2023-02-07 | International Business Machines Corporation | Low power quantum controller |
| US11182690B1 (en) | 2020-05-02 | 2021-11-23 | International Business Machines Corporation | High fidelity waveform generator for qubit controller |
| US11409343B2 (en) | 2020-05-02 | 2022-08-09 | International Business Machines Corporation | Quantum computing array |
| JP2024526085A (en) | 2021-06-11 | 2024-07-17 | シーク, インコーポレイテッド | Flux bias system and method for superconducting quantum circuits |
| US12597925B2 (en) * | 2022-12-08 | 2026-04-07 | Northrop Grumman Systems Corporation | Superconducting current control system |
| JP7382481B1 (en) * | 2022-12-20 | 2023-11-16 | 株式会社フジクラ | digital phase shift circuit |
| US12500324B2 (en) | 2023-06-30 | 2025-12-16 | International Business Machines Corporation | Multipole multiband isolator devices |
Family Cites Families (36)
| Publication number | Priority date | Publication date | Assignee | Title |
|---|---|---|---|---|
| US3421121A (en) * | 1965-08-13 | 1969-01-07 | Hughes Aircraft Co | Wide bandwidth phase equalization filter network |
| US3474181A (en) * | 1966-06-02 | 1969-10-21 | Hammond Corp | Electrical musical instrument animator of the scanned progressive phase shift type |
| US5153171A (en) * | 1990-09-17 | 1992-10-06 | Trw Inc. | Superconducting variable phase shifter using squid's to effect phase shift |
| JPH05264697A (en) * | 1992-03-17 | 1993-10-12 | Fujitsu Ltd | Bias regulating circuit for squid comparator |
| US5409889A (en) | 1993-05-03 | 1995-04-25 | Das; Satyendranath | Ferroelectric high Tc superconductor RF phase shifter |
| WO1996012320A1 (en) * | 1994-10-14 | 1996-04-25 | Conductus, Inc. | Frequency transformation apparatus and method in narrow-band filter designs |
| US5920241A (en) * | 1997-05-12 | 1999-07-06 | Emc Technology Llc | Passive temperature compensating LC filter |
| JP3039502B2 (en) * | 1998-01-21 | 2000-05-08 | 日本電気株式会社 | Superconducting high-frequency clock operation evaluation circuit |
| US6529750B1 (en) * | 1998-04-03 | 2003-03-04 | Conductus, Inc. | Microstrip filter cross-coupling control apparatus and method |
| US6137353A (en) * | 1998-06-29 | 2000-10-24 | Philips Electronics North America Corporation | Linearized integrated FM demodulator using a plurality of cascaded all-pass filters or a bessel filter |
| US6788169B1 (en) * | 1999-12-29 | 2004-09-07 | Broadband Royalty Corporation | Amplifier composite triple beat (CTB) reduction by phase filtering |
| JP2004071630A (en) * | 2002-08-01 | 2004-03-04 | Japan Women's Univ | Phase comparator for Josephson circuit and PLL circuit using the same |
| JP4044807B2 (en) * | 2002-08-05 | 2008-02-06 | 株式会社日立製作所 | Superconducting driver circuit |
| JP3911563B2 (en) * | 2002-11-25 | 2007-05-09 | 独立行政法人産業技術総合研究所 | Superconducting integrated circuit |
| FR2880991B1 (en) | 2005-01-17 | 2007-04-06 | Centre Nat Rech Scient | USE OF THIN-FILM SUPERCONDUCTING COMPONENTS AS VARIABLE INDUCTANCE, DEVICES INCLUDING SUCH COMPONENTS, AND METHOD OF CONTROLLING THE SAME |
| US7276993B2 (en) | 2005-05-31 | 2007-10-02 | Agile Rf, Inc. | Analog phase shifter using cascaded voltage tunable capacitor |
| US7323955B2 (en) * | 2005-06-06 | 2008-01-29 | The United States Of America As Represented By The Secretary Of The Navy | Narrow-band absorptive bandstop filter with multiple signal paths |
| CN101454873B (en) * | 2006-05-24 | 2010-09-22 | 恩吉迈特公司 | Radio frequency device with improved ground structure |
| US7724020B2 (en) | 2007-12-13 | 2010-05-25 | Northrop Grumman Systems Corporation | Single flux quantum circuits |
| US7782077B2 (en) | 2007-01-18 | 2010-08-24 | Northrop Grumman Systems Corporation | Method and apparatus for ballistic single flux quantum logic |
| US8234103B2 (en) * | 2007-04-05 | 2012-07-31 | D-Wave Systems Inc. | Physical realizations of a universal adiabatic quantum computer |
| US8098179B2 (en) * | 2007-05-14 | 2012-01-17 | D-Wave Systems Inc. | Systems, methods and apparatus for digital-to-analog conversion of superconducting magnetic flux signals |
| US7498832B2 (en) | 2007-08-03 | 2009-03-03 | Northrop Grumman Systems Corporation | Arbitrary quantum operations with a common coupled resonator |
| JP5351893B2 (en) * | 2007-09-24 | 2013-11-27 | ディー−ウェイブ システムズ,インコーポレイテッド | Qubit state readout system, method and apparatus |
| US7772871B2 (en) | 2008-04-28 | 2010-08-10 | Northrop Grumman Corporation | Method and apparatus for high density superconductor circuit |
| US7969178B2 (en) | 2008-05-29 | 2011-06-28 | Northrop Grumman Systems Corporation | Method and apparatus for controlling qubits with single flux quantum logic |
| US8179133B1 (en) * | 2008-08-18 | 2012-05-15 | Hypres, Inc. | High linearity superconducting radio frequency magnetic field detector |
| US7772872B2 (en) | 2008-09-08 | 2010-08-10 | Altera Corporation | Multi-row block supporting row level redundancy in a PLD |
| JP5463812B2 (en) * | 2009-09-10 | 2014-04-09 | ソニー株式会社 | Semiconductor device and communication device |
| US20110095848A1 (en) * | 2009-10-22 | 2011-04-28 | Oleg Dounaevski | System and method for wideband high current rf choke network |
| US8242799B2 (en) | 2010-11-16 | 2012-08-14 | Northrop Grumman Systems Corporation | System and method for phase error reduction in quantum systems |
| US8542080B2 (en) * | 2011-04-08 | 2013-09-24 | Werlatone, Inc. | All-pass network |
| US8654578B2 (en) | 2011-06-17 | 2014-02-18 | Northrop Grumman Systems Corporation | Phase qubit cell having enhanced coherence |
| US8928391B2 (en) * | 2011-07-07 | 2015-01-06 | Northrop Grumman Systems Corporation | Controlling a state of a qubit assembly |
| US8489163B2 (en) | 2011-08-12 | 2013-07-16 | Northrop Grumman Systems Corporation | Superconducting latch system |
| US9685935B2 (en) * | 2014-09-12 | 2017-06-20 | Northrop Grumman Systems Corporation | Tunable transmon circuit assembly |
-
2014
- 2014-09-18 US US14/490,171 patent/US9509274B2/en active Active
-
2015
- 2015-08-24 CA CA2960483A patent/CA2960483C/en active Active
- 2015-08-24 WO PCT/US2015/046569 patent/WO2016076935A2/en not_active Ceased
- 2015-08-24 KR KR1020177008422A patent/KR101901166B1/en active Active
- 2015-08-24 AU AU2015347258A patent/AU2015347258B2/en active Active
- 2015-08-24 EP EP15839112.8A patent/EP3170259B1/en active Active
- 2015-08-24 JP JP2017511898A patent/JP6498752B2/en active Active
Non-Patent Citations (2)
| Title |
|---|
| None * |
| See also references of WO2016076935A2 * |
Also Published As
| Publication number | Publication date |
|---|---|
| EP3170259B1 (en) | 2021-09-29 |
| JP2017532841A (en) | 2017-11-02 |
| WO2016076935A4 (en) | 2016-12-01 |
| WO2016076935A2 (en) | 2016-05-19 |
| KR20170048470A (en) | 2017-05-08 |
| US9509274B2 (en) | 2016-11-29 |
| WO2016076935A3 (en) | 2016-10-06 |
| JP6498752B2 (en) | 2019-04-10 |
| KR101901166B1 (en) | 2018-09-27 |
| AU2015347258B2 (en) | 2018-06-28 |
| AU2015347258A1 (en) | 2017-03-16 |
| US20160087599A1 (en) | 2016-03-24 |
| CA2960483C (en) | 2019-07-09 |
| CA2960483A1 (en) | 2016-05-19 |
Similar Documents
| Publication | Publication Date | Title |
|---|---|---|
| US9509274B2 (en) | Superconducting phase-shift system | |
| US9768771B2 (en) | Superconducting single-pole double-throw switch system | |
| EP3052430B1 (en) | Josephson ac/dc converter systems and method | |
| CA3010355A1 (en) | Tunable bus-mediated coupling between remote qubits | |
| US9461588B1 (en) | Doubly balanced josephson junction mixer | |
| CN113627614A (en) | Selective frequency shifting of qubits | |
| EP3871333A1 (en) | Josephson current source system | |
| US10984336B2 (en) | Superconducting clock conditioning system | |
| KR102401674B1 (en) | Push-Pull Tunable Coupling | |
| KR102762735B1 (en) | Superconducting current control system | |
| US12334892B2 (en) | Transmission-line-based resonant quadrature clock distribution with harmonic filtering | |
| US10587245B1 (en) | Superconducting transmission line driver system | |
| US8558623B2 (en) | Oscillating circuit with giant magnetoresistance effect junctions | |
| Summart et al. | Dual-output current differencing transconductance amplifiers-based current-mode sinusoidal quadrature oscillators | |
| US9537516B1 (en) | Edge combining transmitter | |
| CA3087071C (en) | Push-pull tunable coupling | |
| RU2207710C2 (en) | Generator of chaotic oscillations | |
| Suetsugu | Discrete control of class E amplifier with load fluctuation | |
| HK40060970A (en) | Selective frequency shifting of qubits |
Legal Events
| Date | Code | Title | Description |
|---|---|---|---|
| STAA | Information on the status of an ep patent application or granted ep patent |
Free format text: STATUS: THE INTERNATIONAL PUBLICATION HAS BEEN MADE |
|
| PUAI | Public reference made under article 153(3) epc to a published international application that has entered the european phase |
Free format text: ORIGINAL CODE: 0009012 |
|
| STAA | Information on the status of an ep patent application or granted ep patent |
Free format text: STATUS: REQUEST FOR EXAMINATION WAS MADE |
|
| 17P | Request for examination filed |
Effective date: 20170220 |
|
| AK | Designated contracting states |
Kind code of ref document: A2 Designated state(s): AL AT BE BG CH CY CZ DE DK EE ES FI FR GB GR HR HU IE IS IT LI LT LU LV MC MK MT NL NO PL PT RO RS SE SI SK SM TR |
|
| AX | Request for extension of the european patent |
Extension state: BA ME |
|
| RIN1 | Information on inventor provided before grant (corrected) |
Inventor name: ABUTALEB, MOHAMED OSAMA Inventor name: NAAMAN, OFER |
|
| DAV | Request for validation of the european patent (deleted) | ||
| DAX | Request for extension of the european patent (deleted) | ||
| STAA | Information on the status of an ep patent application or granted ep patent |
Free format text: STATUS: EXAMINATION IS IN PROGRESS |
|
| 17Q | First examination report despatched |
Effective date: 20200908 |
|
| GRAP | Despatch of communication of intention to grant a patent |
Free format text: ORIGINAL CODE: EPIDOSNIGR1 |
|
| STAA | Information on the status of an ep patent application or granted ep patent |
Free format text: STATUS: GRANT OF PATENT IS INTENDED |
|
| RIC1 | Information provided on ipc code assigned before grant |
Ipc: H01P 1/18 20060101ALI20210324BHEP Ipc: H03H 7/20 20060101AFI20210324BHEP |
|
| INTG | Intention to grant announced |
Effective date: 20210415 |
|
| GRAS | Grant fee paid |
Free format text: ORIGINAL CODE: EPIDOSNIGR3 |
|
| GRAA | (expected) grant |
Free format text: ORIGINAL CODE: 0009210 |
|
| STAA | Information on the status of an ep patent application or granted ep patent |
Free format text: STATUS: THE PATENT HAS BEEN GRANTED |
|
| AK | Designated contracting states |
Kind code of ref document: B1 Designated state(s): AL AT BE BG CH CY CZ DE DK EE ES FI FR GB GR HR HU IE IS IT LI LT LU LV MC MK MT NL NO PL PT RO RS SE SI SK SM TR |
|
| REG | Reference to a national code |
Ref country code: GB Ref legal event code: FG4D |
|
| REG | Reference to a national code |
Ref country code: CH Ref legal event code: EP Ref country code: AT Ref legal event code: REF Ref document number: 1435112 Country of ref document: AT Kind code of ref document: T Effective date: 20211015 |
|
| REG | Reference to a national code |
Ref country code: DE Ref legal event code: R096 Ref document number: 602015073770 Country of ref document: DE |
|
| REG | Reference to a national code |
Ref country code: IE Ref legal event code: FG4D |
|
| REG | Reference to a national code |
Ref country code: LT Ref legal event code: MG9D |
|
| PG25 | Lapsed in a contracting state [announced via postgrant information from national office to epo] |
Ref country code: SE Free format text: LAPSE BECAUSE OF FAILURE TO SUBMIT A TRANSLATION OF THE DESCRIPTION OR TO PAY THE FEE WITHIN THE PRESCRIBED TIME-LIMIT Effective date: 20210929 Ref country code: RS Free format text: LAPSE BECAUSE OF FAILURE TO SUBMIT A TRANSLATION OF THE DESCRIPTION OR TO PAY THE FEE WITHIN THE PRESCRIBED TIME-LIMIT Effective date: 20210929 Ref country code: HR Free format text: LAPSE BECAUSE OF FAILURE TO SUBMIT A TRANSLATION OF THE DESCRIPTION OR TO PAY THE FEE WITHIN THE PRESCRIBED TIME-LIMIT Effective date: 20210929 Ref country code: BG Free format text: LAPSE BECAUSE OF FAILURE TO SUBMIT A TRANSLATION OF THE DESCRIPTION OR TO PAY THE FEE WITHIN THE PRESCRIBED TIME-LIMIT Effective date: 20211229 Ref country code: LT Free format text: LAPSE BECAUSE OF FAILURE TO SUBMIT A TRANSLATION OF THE DESCRIPTION OR TO PAY THE FEE WITHIN THE PRESCRIBED TIME-LIMIT Effective date: 20210929 Ref country code: FI Free format text: LAPSE BECAUSE OF FAILURE TO SUBMIT A TRANSLATION OF THE DESCRIPTION OR TO PAY THE FEE WITHIN THE PRESCRIBED TIME-LIMIT Effective date: 20210929 Ref country code: NO Free format text: LAPSE BECAUSE OF FAILURE TO SUBMIT A TRANSLATION OF THE DESCRIPTION OR TO PAY THE FEE WITHIN THE PRESCRIBED TIME-LIMIT Effective date: 20211229 |
|
| REG | Reference to a national code |
Ref country code: NL Ref legal event code: MP Effective date: 20210929 |
|
| REG | Reference to a national code |
Ref country code: AT Ref legal event code: MK05 Ref document number: 1435112 Country of ref document: AT Kind code of ref document: T Effective date: 20210929 |
|
| PG25 | Lapsed in a contracting state [announced via postgrant information from national office to epo] |
Ref country code: LV Free format text: LAPSE BECAUSE OF FAILURE TO SUBMIT A TRANSLATION OF THE DESCRIPTION OR TO PAY THE FEE WITHIN THE PRESCRIBED TIME-LIMIT Effective date: 20210929 Ref country code: GR Free format text: LAPSE BECAUSE OF FAILURE TO SUBMIT A TRANSLATION OF THE DESCRIPTION OR TO PAY THE FEE WITHIN THE PRESCRIBED TIME-LIMIT Effective date: 20211230 |
|
| PG25 | Lapsed in a contracting state [announced via postgrant information from national office to epo] |
Ref country code: AT Free format text: LAPSE BECAUSE OF FAILURE TO SUBMIT A TRANSLATION OF THE DESCRIPTION OR TO PAY THE FEE WITHIN THE PRESCRIBED TIME-LIMIT Effective date: 20210929 |
|
| PG25 | Lapsed in a contracting state [announced via postgrant information from national office to epo] |
Ref country code: IS Free format text: LAPSE BECAUSE OF FAILURE TO SUBMIT A TRANSLATION OF THE DESCRIPTION OR TO PAY THE FEE WITHIN THE PRESCRIBED TIME-LIMIT Effective date: 20220129 Ref country code: SK Free format text: LAPSE BECAUSE OF FAILURE TO SUBMIT A TRANSLATION OF THE DESCRIPTION OR TO PAY THE FEE WITHIN THE PRESCRIBED TIME-LIMIT Effective date: 20210929 Ref country code: RO Free format text: LAPSE BECAUSE OF FAILURE TO SUBMIT A TRANSLATION OF THE DESCRIPTION OR TO PAY THE FEE WITHIN THE PRESCRIBED TIME-LIMIT Effective date: 20210929 Ref country code: PT Free format text: LAPSE BECAUSE OF FAILURE TO SUBMIT A TRANSLATION OF THE DESCRIPTION OR TO PAY THE FEE WITHIN THE PRESCRIBED TIME-LIMIT Effective date: 20220131 Ref country code: PL Free format text: LAPSE BECAUSE OF FAILURE TO SUBMIT A TRANSLATION OF THE DESCRIPTION OR TO PAY THE FEE WITHIN THE PRESCRIBED TIME-LIMIT Effective date: 20210929 Ref country code: NL Free format text: LAPSE BECAUSE OF FAILURE TO SUBMIT A TRANSLATION OF THE DESCRIPTION OR TO PAY THE FEE WITHIN THE PRESCRIBED TIME-LIMIT Effective date: 20210929 Ref country code: ES Free format text: LAPSE BECAUSE OF FAILURE TO SUBMIT A TRANSLATION OF THE DESCRIPTION OR TO PAY THE FEE WITHIN THE PRESCRIBED TIME-LIMIT Effective date: 20210929 Ref country code: EE Free format text: LAPSE BECAUSE OF FAILURE TO SUBMIT A TRANSLATION OF THE DESCRIPTION OR TO PAY THE FEE WITHIN THE PRESCRIBED TIME-LIMIT Effective date: 20210929 Ref country code: CZ Free format text: LAPSE BECAUSE OF FAILURE TO SUBMIT A TRANSLATION OF THE DESCRIPTION OR TO PAY THE FEE WITHIN THE PRESCRIBED TIME-LIMIT Effective date: 20210929 Ref country code: AL Free format text: LAPSE BECAUSE OF FAILURE TO SUBMIT A TRANSLATION OF THE DESCRIPTION OR TO PAY THE FEE WITHIN THE PRESCRIBED TIME-LIMIT Effective date: 20210929 |
|
| REG | Reference to a national code |
Ref country code: DE Ref legal event code: R097 Ref document number: 602015073770 Country of ref document: DE |
|
| PG25 | Lapsed in a contracting state [announced via postgrant information from national office to epo] |
Ref country code: DK Free format text: LAPSE BECAUSE OF FAILURE TO SUBMIT A TRANSLATION OF THE DESCRIPTION OR TO PAY THE FEE WITHIN THE PRESCRIBED TIME-LIMIT Effective date: 20210929 |
|
| PLBE | No opposition filed within time limit |
Free format text: ORIGINAL CODE: 0009261 |
|
| STAA | Information on the status of an ep patent application or granted ep patent |
Free format text: STATUS: NO OPPOSITION FILED WITHIN TIME LIMIT |
|
| 26N | No opposition filed |
Effective date: 20220630 |
|
| PG25 | Lapsed in a contracting state [announced via postgrant information from national office to epo] |
Ref country code: SI Free format text: LAPSE BECAUSE OF FAILURE TO SUBMIT A TRANSLATION OF THE DESCRIPTION OR TO PAY THE FEE WITHIN THE PRESCRIBED TIME-LIMIT Effective date: 20210929 |
|
| PG25 | Lapsed in a contracting state [announced via postgrant information from national office to epo] |
Ref country code: IT Free format text: LAPSE BECAUSE OF FAILURE TO SUBMIT A TRANSLATION OF THE DESCRIPTION OR TO PAY THE FEE WITHIN THE PRESCRIBED TIME-LIMIT Effective date: 20210929 |
|
| PG25 | Lapsed in a contracting state [announced via postgrant information from national office to epo] |
Ref country code: MC Free format text: LAPSE BECAUSE OF FAILURE TO SUBMIT A TRANSLATION OF THE DESCRIPTION OR TO PAY THE FEE WITHIN THE PRESCRIBED TIME-LIMIT Effective date: 20210929 |
|
| REG | Reference to a national code |
Ref country code: CH Ref legal event code: PL |
|
| PG25 | Lapsed in a contracting state [announced via postgrant information from national office to epo] |
Ref country code: LU Free format text: LAPSE BECAUSE OF NON-PAYMENT OF DUE FEES Effective date: 20220824 Ref country code: LI Free format text: LAPSE BECAUSE OF NON-PAYMENT OF DUE FEES Effective date: 20220831 Ref country code: CH Free format text: LAPSE BECAUSE OF NON-PAYMENT OF DUE FEES Effective date: 20220831 |
|
| REG | Reference to a national code |
Ref country code: BE Ref legal event code: MM Effective date: 20220831 |
|
| P01 | Opt-out of the competence of the unified patent court (upc) registered |
Effective date: 20230607 |
|
| PG25 | Lapsed in a contracting state [announced via postgrant information from national office to epo] |
Ref country code: IE Free format text: LAPSE BECAUSE OF NON-PAYMENT OF DUE FEES Effective date: 20220824 Ref country code: FR Free format text: LAPSE BECAUSE OF NON-PAYMENT OF DUE FEES Effective date: 20220831 |
|
| PG25 | Lapsed in a contracting state [announced via postgrant information from national office to epo] |
Ref country code: BE Free format text: LAPSE BECAUSE OF NON-PAYMENT OF DUE FEES Effective date: 20220831 |
|
| PG25 | Lapsed in a contracting state [announced via postgrant information from national office to epo] |
Ref country code: HU Free format text: LAPSE BECAUSE OF FAILURE TO SUBMIT A TRANSLATION OF THE DESCRIPTION OR TO PAY THE FEE WITHIN THE PRESCRIBED TIME-LIMIT; INVALID AB INITIO Effective date: 20150824 |
|
| PG25 | Lapsed in a contracting state [announced via postgrant information from national office to epo] |
Ref country code: SM Free format text: LAPSE BECAUSE OF FAILURE TO SUBMIT A TRANSLATION OF THE DESCRIPTION OR TO PAY THE FEE WITHIN THE PRESCRIBED TIME-LIMIT Effective date: 20210929 Ref country code: CY Free format text: LAPSE BECAUSE OF FAILURE TO SUBMIT A TRANSLATION OF THE DESCRIPTION OR TO PAY THE FEE WITHIN THE PRESCRIBED TIME-LIMIT Effective date: 20210929 |
|
| PG25 | Lapsed in a contracting state [announced via postgrant information from national office to epo] |
Ref country code: MK Free format text: LAPSE BECAUSE OF FAILURE TO SUBMIT A TRANSLATION OF THE DESCRIPTION OR TO PAY THE FEE WITHIN THE PRESCRIBED TIME-LIMIT Effective date: 20210929 |
|
| PG25 | Lapsed in a contracting state [announced via postgrant information from national office to epo] |
Ref country code: MT Free format text: LAPSE BECAUSE OF FAILURE TO SUBMIT A TRANSLATION OF THE DESCRIPTION OR TO PAY THE FEE WITHIN THE PRESCRIBED TIME-LIMIT Effective date: 20210929 |
|
| PGFP | Annual fee paid to national office [announced via postgrant information from national office to epo] |
Ref country code: DE Payment date: 20250820 Year of fee payment: 11 |
|
| PGFP | Annual fee paid to national office [announced via postgrant information from national office to epo] |
Ref country code: GB Payment date: 20250820 Year of fee payment: 11 |
|
| PG25 | Lapsed in a contracting state [announced via postgrant information from national office to epo] |
Ref country code: TR Free format text: LAPSE BECAUSE OF FAILURE TO SUBMIT A TRANSLATION OF THE DESCRIPTION OR TO PAY THE FEE WITHIN THE PRESCRIBED TIME-LIMIT Effective date: 20210929 |