EP2919559B1 - Driving apparatus of light emitting load and light emitting apparatus for vehicle - Google Patents

Driving apparatus of light emitting load and light emitting apparatus for vehicle Download PDF

Info

Publication number
EP2919559B1
EP2919559B1 EP15157687.3A EP15157687A EP2919559B1 EP 2919559 B1 EP2919559 B1 EP 2919559B1 EP 15157687 A EP15157687 A EP 15157687A EP 2919559 B1 EP2919559 B1 EP 2919559B1
Authority
EP
European Patent Office
Prior art keywords
light emitting
switching element
driving apparatus
switching elements
gate driver
Prior art date
Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
Active
Application number
EP15157687.3A
Other languages
German (de)
French (fr)
Other versions
EP2919559A3 (en
EP2919559A2 (en
Inventor
Junichi Kato
Yasuyuki Matsunaga
Current Assignee (The listed assignees may be inaccurate. Google has not performed a legal analysis and makes no representation or warranty as to the accuracy of the list.)
Sanken Electric Co Ltd
Original Assignee
Sanken Electric Co Ltd
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by Sanken Electric Co Ltd filed Critical Sanken Electric Co Ltd
Publication of EP2919559A2 publication Critical patent/EP2919559A2/en
Publication of EP2919559A3 publication Critical patent/EP2919559A3/en
Application granted granted Critical
Publication of EP2919559B1 publication Critical patent/EP2919559B1/en
Active legal-status Critical Current
Anticipated expiration legal-status Critical

Links

Images

Classifications

    • HELECTRICITY
    • H05ELECTRIC TECHNIQUES NOT OTHERWISE PROVIDED FOR
    • H05BELECTRIC HEATING; ELECTRIC LIGHT SOURCES NOT OTHERWISE PROVIDED FOR; CIRCUIT ARRANGEMENTS FOR ELECTRIC LIGHT SOURCES, IN GENERAL
    • H05B45/00Circuit arrangements for operating light-emitting diodes [LED]
    • H05B45/40Details of LED load circuits
    • H05B45/44Details of LED load circuits with an active control inside an LED matrix
    • H05B45/48Details of LED load circuits with an active control inside an LED matrix having LEDs organised in strings and incorporating parallel shunting devices
    • HELECTRICITY
    • H05ELECTRIC TECHNIQUES NOT OTHERWISE PROVIDED FOR
    • H05BELECTRIC HEATING; ELECTRIC LIGHT SOURCES NOT OTHERWISE PROVIDED FOR; CIRCUIT ARRANGEMENTS FOR ELECTRIC LIGHT SOURCES, IN GENERAL
    • H05B45/00Circuit arrangements for operating light-emitting diodes [LED]
    • H05B45/50Circuit arrangements for operating light-emitting diodes [LED] responsive to malfunctions or undesirable behaviour of LEDs; responsive to LED life; Protective circuits
    • H05B45/54Circuit arrangements for operating light-emitting diodes [LED] responsive to malfunctions or undesirable behaviour of LEDs; responsive to LED life; Protective circuits in a series array of LEDs
    • HELECTRICITY
    • H05ELECTRIC TECHNIQUES NOT OTHERWISE PROVIDED FOR
    • H05BELECTRIC HEATING; ELECTRIC LIGHT SOURCES NOT OTHERWISE PROVIDED FOR; CIRCUIT ARRANGEMENTS FOR ELECTRIC LIGHT SOURCES, IN GENERAL
    • H05B47/00Circuit arrangements for operating light sources in general, i.e. where the type of light source is not relevant
    • H05B47/10Controlling the light source

Description

    BACKGROUND OF THE INVENTION 1. Field of the Invention
  • The present invention relates to a light emitting load driving apparatus for driving a light emitting load such as an LED (Light Emitting Diode) and a light emitting apparatus for a vehicle, having such a light emitting load driving apparatus.
  • 2. Description of Related Art
  • Figure 1 is a circuit diagram illustrating a light emitting load driving apparatus and a light emitting apparatus for a vehicle disclosed in Japanese Unexamined Patent Application Publication No. 2013-84635 (Patent Literature 1). The light emitting apparatus for a vehicle includes the light emitting load driving apparatus 1a and a plurality of light emitting loads D1 to Dn. The light emitting load driving apparatus 1a includes a plurality of switching elements M1 to Mn connected in parallel with the light emitting loads D1 to Dn, respectively, and a gate driver 10a that individually drives the switching elements M1 to Mn according to a PWM (Pulse Width Modulation) method. The light emitting loads D1 to Dn are connected in series between both ends of a constant current source IDD. The gate driver 10a outputs drive signals that oscillate between high and low levels to gate terminals of the switching elements M1 to Mn, respectively, thereby adjusting brightness levels of the light emitting loads D1 to Dn.
  • US 2008/0068192 A1 describes a light-emitting element control system comprising a series connection of one or more LEE units, each comprising one or more LEEs and a unit activation module. The unit activation module associated with a LEE unit is configured to controllably activate, in response to a unit activation control signal, the one or more LEEs in that unit. A control module is operatively coupled to each of the unit activation modules and configured to provide the unit activation control signals thereto. A converting module is operatively coupled to the series connection of LEE units, adapted for connection to a source of power and configured to provide a drive current to the LEE units.
  • US 2011/0163682 A1 provides a drive circuit and system topology for inexpensive but accurate current control of an array of light emitting elements. It includes a driving circuit having controlled current sources that provide currents for driving strings of series connected light emitting elements. The circuit has a stable voltage reference that is capable of sourcingmilliamps of current to multiple current sources without voltage droop. A DC voltage source with an output voltage higher than the total forward voltage of the light emitting elements in each string can be used.
  • SUMMARY OF THE INVENTION
  • Figure 2 is a timing chart illustrating operation of the light emitting load driving apparatus described in Patent Literature 1. Waveforms M1 to Mn represent actions of the switching elements M1 to Mn. A waveform VDD represents voltage applied between a positive terminal T+ and a negative terminal T- of the constant current source IDD. A waveform IDD represents current passing between the positive and negative terminals T+ and T- of the constant current source IDD. At time t0 or t2, the switching elements M1 to Mn simultaneously change from OFF to ON, i.e., turn on at the same time to bypass the current passed to the light emitting loads D1 to Dn, thereby suddenly decreasing load on the constant current source IDD and causing an overshoot current Io. At time t1 or t3, the switching elements M1 to Mn simultaneously change from ON to OFF, i.e., turn off at the same time to pass the current to the light emitting load D1 to Dn, thereby suddenly increasing load on the constant current source IDD and causing an undershoot current Iu.
  • The overshoot and undershoot currents Io and Iu cause unnecessary electromagnetic radiation noises and erroneous load-short or load-open detection by the constant current source IDD. The overshoot and undershoot currents Io and Iu must be suppressed as small as possible.
  • The present invention provides a light emitting load driving apparatus and a light emitting apparatus for a vehicle, capable of suppressing electromagnetic radiation noises and erroneous load-short or load-open detection by a constant current source.
  • According to an aspect of the present invention, the light emitting load driving apparatus includes a first switching element, a second switching element, and a gate driver, to drive first and second light emitting loads connected in series. The first switching element, when in an ON state, bypasses a current to be passed to the first light emitting load. The second switching element, when in an ON state, bypasses a current to be passed to the second light emitting load. The gate driver reduces at least one of an overshoot current caused when the first and second switching elements are simultaneously turned on and an undershoot current caused when the first and second switching elements are simultaneously turned off.
  • BRIEF DESCRIPTION OF THE DRAWINGS
    • Figure 1 is a circuit diagram illustrating a light emitting load driving apparatus and a light emitting apparatus for a vehicle according to a related art;
    • Fig. 2 is a timing chart illustrating operation of the light emitting load driving apparatus according to the related art;
    • Fig. 3 is a circuit diagram illustrating a light emitting load driving apparatus and a light emitting apparatus for a vehicle according to embodiments of the present invention;
    • Fig. 4 is a circuit diagram illustrating the details of part of the light emitting load driving apparatus according to the embodiment of the present invention; and
    • Fig. 5 is a timing chart illustrating operation of the light emitting load driving apparatus according to the embodiment of the present invention.
    DESCRIPTION OF PREFERRED EMBODIMENTS
  • Embodiments of the present invention will be explained with reference to the drawings. Through the drawings, the same or like parts are represented with the same or like reference marks. It must be noted that circuits and parts illustrated in the drawings are typical and exemplary ones. The embodiments mentioned below are only examples of apparatuses or techniques that materialize the idea of the present invention and are not intended to limit the present invention. The embodiments mentioned below are modifiable in various ways within the scope of claims of the present invention.
  • Figure 3 is a circuit diagram illustrating a light emitting load driving apparatus and a light emitting apparatus for a vehicle according to an embodiment of the present invention. The light emitting apparatus for a vehicle includes the light emitting load driving apparatus 1, a first light emitting load D1, and a second light emitting load D2. The light emitting load driving apparatus 1 includes a first switching element M1, a second switching element M2, and a gate driver 10. The first switching element M1, when in an ON state, bypasses a current of the first light emitting load D1. The second switching element M2, when in an ON state, bypasses a current of the second light emitting load D2. The gate driver 10 reduces at least one of an overshoot current Io caused when the first and second switching elements M1 and M2 are simultaneously turned on and an undershoot current Iu caused when the first and second switching elements M1 and M2 are simultaneously turned off.
  • A light emitting apparatus for a vehicle according to another embodiment of the present invention (also illustrated in Fig. 3) includes a light emitting load driving apparatus 1 and a plurality of light emitting loads D1 to Dn. The light emitting apparatus is connected to an emission controller 2. The light emitting loads D1 to Dn are, for example, LEDs. The light emitting loads D1 to Dn are connected in series between a positive terminal T+ and a negative terminal T- of a constant current source IDD. According to control signals SC1 to SCn outputted from the emission controller 2, the light emitting apparatus supplies DC current from the constant current source IDD to the light emitting loads D1 to Dn. In the following explanation, the control signals SC1 to SCn are sometimes collectively referred to as the control signals {SCi}.
  • The light emitting load driving apparatus 1 installed in the light emitting apparatus includes a plurality of switching elements M1 to Mn and a gate driver 10. The light emitting load driving apparatus 1 is formed as, for example, a single semiconductor integrated circuit. The light emitting load driving apparatus 1 is connected to the light emitting loads D1 to Dn, emission controller 2, and constant current source IDD. According to the control signals {SCi} outputted from the emission controller 2, the light emitting load driving apparatus 1 adjusts brightness levels of the light emitting loads D1 to Dn. The emission controller 2 may be a digital circuit such as ASIC or FPGA, or a microcontroller. The control signals {SCi} outputted from the emission controller 2 are pulse signals to individually control brightness levels of the light emitting loads D1 to Dn.
  • The switching elements M1 to Mn are, for example, MOSFETs and are connected in series between the positive and negative terminals T+ and T- of the constant current source IDD. The switching elements M1 to Mn are connected in parallel with the light emitting loads D1 to Dn, respectively. When the switching elements M1 to Mn are OFF, DC current supplied from the constant current source IDD passes through the light emitting loads D1 to Dn. When turned on, the switching elements M1 to Mn bypass the DC current passing through the light emitting loads D1 to Dn.
  • The gate driver 10 includes a phase shifter 11 and a plurality of signal output units 12-1 to 12-n. According to the control signals {SCi} outputted from the emission controller 2, the gate driver 10 generates drive signals S1 to Sn that are pulse signals oscillating between high and low levels. In the following explanation, the drive signals S1 to Sn are sometimes collectively referred to as the drive signals {Si}.
  • A ratio of high and low levels, i.e., a duty ratio of each of the drive signals {Si} is changed according to a corresponding one of the control signals {SCi}. The drive signals {Si} are transmitted through the signal output units 12-1 to 12-n to gate terminals of the switching elements M1 to Mn. The gate driver 10 individually controls the switching elements M1 to Mn according to the PWM method. For example, when the first drive signal S1 is high, the first switching element M1 turns on to turn off the light emitting load D1. When the first drive signal S1 is low, the first switching element M1 turns off to turn on the light emitting load D1. The gate driver 10 controls the ON time and OFF time of each of the switching elements M1 to Mn according to the control signals {SCi}, thereby adjusting brightness levels of the light emitting loads D1 to Dn.
  • The phase shifter 11 is connected to the emission controller 2 and signal output units 12-1 to 12-n. The phase shifter 11 detects the control signals {SCi} that may simultaneously turn on or off the switching elements M1 to Mn. Simultaneously turning on the switching elements M1 to Mn is equivalent to shifting the switching elements M1 to Mn from an OFF state to an ON state at the same time. Simultaneously turning off the switch elements M1 to Mn is equivalent to shifting the switching elements M1 to Mn from an ON state to an OFF state at the same time.
  • If the phase shifter 11 detects the control signals {SCi} that simultaneously turn on the switching elements M1 to Mn, the phase shifter 11 uses the rise timing of the first drive signal S1 that is based on the first control signal SC1, to successively delay the rise timing of the other drive signals S2 to Sn and outputs the drive signal S1 and successively delayed drive signals S2 to Sn to the signal output units 12-1 to 12-n, respectively. If the phase shifter 11 detects the control signals {SCi} that simultaneously turn off the switching elements M1 to Mn, the phase shifter 11 uses the fall timing of the first drive signal S1 that is based on the first control signal SC1, to successively delay the fall timing of the other drive signals S2 to Sn.
  • The signal output units 12-1 to 12-n are connected to the phase shifter 11 and switching elements M1 to Mn. When the drive signals {Si} are high, the signal output units 12-1 to 12-n turn on the switching elements M1 to Mn. When the drive signals {Si} are low, the signal output units 12-1 to 12-n turn off the switching elements M1 to Mn.
  • Figure 4 is a circuit diagram illustrating the details of part of the light emitting load driving apparatus 1 according to the embodiment of the present invention. The light emitting load driving apparatus 1 includes a first charging unit 13-1 connected to the first signal output unit 12-1. The first signal output unit 12-1 includes a first switch SW1, a second switch SW2, and an inverter INV. According to the first drive signal S1, the first switch SW1 opens and closes a path between the first charging unit 13-1 and the gate terminal of the first switching element M1. The inverter INV inverts the first drive signal S1 and outputs the inverted signal to the second switch SW2. According to the inverted signal, the second switch SW2 opens and closes both ends of a parasitic capacitance C2 of the first switching element M1.
  • Potential at a source terminal of the first switching element M1 varies depending on actions of the other switching elements. Accordingly, the first charging unit 13-1 stabilizes operation of the first switching element M1 driven by the first signal output unit 12-1. The first charging unit 13-1 includes a current source ICC, first and second diodes Di1 and Di2, a zener diode ZDi, a first capacitor C1, and a driver DRV. The current source ICC is connected through the first diode Di1 to a first end of the first capacitor C1. The first end of the first capacitor C1 is connected through the second diode Di2 to the signal output unit 12-1. A second end of the first capacitor C1 is connected to an output end of the driver DRV. The bidirectional zener diode ZDi is a protective element and is connected in parallel with the first capacitor C1. The driver DRV outputs a drive pulse signal SD that is independent of the drive signals {Si} and oscillates between high and low levels at a frequency of several hundreds kHz. When the drive pulse signal SD is low, the current source ICC charges the first capacitor C1. When the drive pulse signal SD is high, potential at the second end of the first capacitor C1 is lifted.
  • When the first switch SW1 is turned on in the first signal output unit 12-1, charges accumulated in the first capacitor C1 shift through the second diode Di2 to the second capacitor C2 to increase potential across the second capacitor C2. This results in turning on the first switching element M1. When the second switch SW2 is turned on, the second capacitor C2 is discharged to turn off the first switching element M1.
  • Each of the signal output units 12-1 to 12-n is provided with a charging unit that is the same as the charging unit 13-1 explained above and illustrated in Fig. 4.
  • Figure 5 is a timing chart illustrating operation of the light emitting load driving apparatus 1 according to the embodiment of the present invention. A waveform M1 represents operation of the first switching element M1, a waveform M2 operation of the second switching element M2, a waveform Mn operation of the "n"th switching element Mn, a waveform VDD voltage applied between the positive and negative terminals T+ and T- of the constant current source IDD, and a waveform IDD current passing between the positive and negative terminals T+ and T- of the constant current source IDD.
  • Operation when the emission controller 2 provides at time t01 the gate driver 10 with the control signals SC1 to SCn that may simultaneously turn on the switching elements M1 to Mn will be explained. At time t01, the phase shifter 11 outputs the first drive signal S1 to the first signal output unit 12-1 to turn on the first switching element M1 that is the closest switching element to the positive terminal of the constant current source IDD. At this time, the phase shifter 11 successively delays the second to "n"th drive signals S2 to Sn with respect to the first drive signal S1. For example, at time t02, the phase shifter 11 outputs the second drive signal S2 to the second signal output unit 12-2 to turn on the second switching element M2 that is closer to the negative terminal of the constant current source IDD with respect to the first switching element M1. At time t0n, the phase shifter 11 outputs the "n"th drive signal Sn to the "n"th signal output unit 12-n to turn on the "n"th switching element Mn. From time t0n to t11, all of the switching elements M1 to Mn are ON.
  • Operation when the emission controller 2 provides at time t11 the gate driver 10 with the control signals SC1 to SCn that may simultaneously turn off the switching elements M1 to Mn will be explained. At time t11, the phase shifter 11 outputs the first drive signal S1 to the first signal output unit 12-1 to turn off the first switching element M1. At time t12, the phase shifter 11 outputs the second drive signal S2 to the second signal output unit 12-2 to turn off the second switching element M2. In this way, at time t1n, the phase shifter 11 outputs the "n"th drive signal Sn to the "n"th signal output unit 12-n to turn off the "n"th switching element Mn. The voltage VDD rises and falls in steps when the switching elements M1 to Mn are successively turned on and off.
  • The light emitting load driving apparatus 1a of the related art described in Patent Literature 1 and illustrated in Figs. 1 and 2 suddenly decreases and increases load on the constant current source IDD whenever simultaneously turning on and off the switching elements M1 to Mn. Unlike the related art, the light emitting load driving apparatus 1 and gate driver 10 according to the present invention employ the phase shifter 11 to manage at least one of the simultaneous turning on and simultaneous turning off of the first and second switching elements M1 and M2 (or M1 to Mn) . Accordingly, the present invention is able to reduce load fluctuations of the constant current source IDD and cancel at least one of overshoot and undershoot currents.
  • The light emitting load driving apparatus 1 and gate driver 10 according to the present invention employ the charging unit 13 that increases operating potential of the signal output unit 12 according to the drive pulse signal SD that is independent of the drive signals {Si}. This configuration of the present invention moderates restrictions the related art of Patent Literature 1 must apply when turning on and off the switching elements M1 to Mn in the light emitting load driving apparatus 1a.
  • The light emitting load driving apparatus 1 and gate driver 10 according to the present invention may replace the phase shifter 11 with a ramp generator that successively elongates the rise time and fall time of the second to "n"th drive signals S2 to Sn with respect to the rise time and fall time of the first drive signal S1 of the switching element M1 that is the closest switching element to the positive terminal of the constant current source IDD. This modification successively delays the turning-on or -off speeds of the switching elements M1 to Mn when receiving simultaneous turn-on or -off drive signals, thereby reducing load fluctuations of the constant current source IDD.
  • In addition to the description above, the light emitting load driving apparatus 1 according to the present invention may include a plurality of switching elements M1 to Mn that are formed as discrete devices and a gate driver 10 that is formed as a semiconductor integrated circuit. Alternatively, the light emitting load driving apparatus 1 according to the present invention may include at least one of the emission controller 2 and constant current source IDD. Each of the light emitting loads D1 to Dn may include a plurality of LEDs.
  • In this way, the light emitting load driving apparatus and the light emitting apparatus for a vehicle provided by the present invention are capable of suppressing unnecessary electromagnetic radiation noises and erroneous load-short or load-open detection by a constant current source IDD.

Claims (9)

  1. A driving apparatus (1) of a light emitting load comprising a first switching element (M1), a second switching element (M2), an emission controller (2) for outputting a control signal, and a gate driver (10), for controlling gates of the first switching element (M1) and the second switching element (M2) based on the control signal, to drive first (D1) and second (D2) light emitting loads connected in series:
    the first switching element (M1), when in an ON state, is adapted to bypass a current so that it does not pass through the first light emitting load (D1); and
    the second switching element (M2), when in an ON state, is adapted to bypass a current so that it does not pass through the second light emitting load (D2);
    characterized in that
    the gate driver (10) is adapted to reduce at least one of an overshoot current caused when the first (M1) and second (M2) switching elements are simultaneously turned on and an undershoot current caused when the first and second switching elements are simultaneously turned off by way of:
    detecting control signals ({SCi}) that may cause at least one event of the simultaneous turning on of the first (M1) and second (M2) switching elements and the simultaneous turning off of the first (M1) and second (M2) switching elements; and
    delaying the control signals ({SCi}) of the first switching element (M1) and the second switching element (M2) to delay the timing of the event.
  2. The driving apparatus (1) of claim 1, wherein the first (D1) and second (D2) light emitting loads are connected in series between positive and negative terminals of a constant current source (IDD).
  3. The driving apparatus (1) of claim 2, wherein the gate driver (10) is further adapted to put both the first (M1) and second (M2) switching elements in an ON state during a predetermined period (t0n-t11, t2n-t31).
  4. The driving apparatus (1) of claim 3, wherein the gate driver (10) is further adapted to generate, according to the control signals ({SCi}) provided by an emission controller (2), a first drive signal (S1) for driving the first switching element (M1) and a second drive signal (S2) for driving the second switching element (M2).
  5. The driving apparatus of claim 1, wherein the gate driver (10) is further adapted to suppress at least one of the simultaneous turning on of the first (M1) and second (M2) switching elements and the simultaneous turning off of the first (M1) and second (M2) switching elements.
  6. The driving apparatus of claim 5, wherein the gate driver (10) is further adapted to delay at least one of the ON and OFF timing of one of the first (M1) and second (M2) switching elements that is connected to the negative terminal of the constant current source (IDD), wherein the second switching element (M2) is closer to the negative terminal of the constant current source (IDD) than the first switching element (M1).
  7. The driving apparatus of claim 1, wherein the gate driver (10) is further adapted to decrease at least one of the turn-on and turn-off speeds of at least one of the first (M1) and second (M2) switching elements.
  8. The driving apparatus of claim 7, wherein the gate driver (10) is further adapted to decrease at least one of the turn-on and turn-off speeds of one of the first (M1) and second (M2) switching elements that is connected to the negative terminal of the constant current source (IDD), wherein the second switching element (M2) is closer to the negative terminal of the constant current source (IDD) than the first switching element (M1).
  9. A light emitting apparatus for a vehicle, wherein the apparatus comprises the driving apparatus (1) of any one of claims 1 to 8, the first light emitting load (D1), and the second light emitting load (D2).
EP15157687.3A 2014-03-10 2015-03-05 Driving apparatus of light emitting load and light emitting apparatus for vehicle Active EP2919559B1 (en)

Applications Claiming Priority (1)

Application Number Priority Date Filing Date Title
JP2014046174A JP6278238B2 (en) 2014-03-10 2014-03-10 Light emitting load driving device and vehicle light emitting device

Publications (3)

Publication Number Publication Date
EP2919559A2 EP2919559A2 (en) 2015-09-16
EP2919559A3 EP2919559A3 (en) 2015-10-14
EP2919559B1 true EP2919559B1 (en) 2019-01-16

Family

ID=53008254

Family Applications (1)

Application Number Title Priority Date Filing Date
EP15157687.3A Active EP2919559B1 (en) 2014-03-10 2015-03-05 Driving apparatus of light emitting load and light emitting apparatus for vehicle

Country Status (2)

Country Link
EP (1) EP2919559B1 (en)
JP (1) JP6278238B2 (en)

Families Citing this family (1)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US9769898B1 (en) * 2016-12-08 2017-09-19 Nxp B.V. Adjusted pulse width modulation (PWM) curve calculations for improved accuracy

Family Cites Families (7)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
JPH05328795A (en) * 1992-05-26 1993-12-10 Mitsubishi Electric Corp Output buffer
JP4573579B2 (en) * 2004-06-18 2010-11-04 三洋電機株式会社 LED lighting device
JP5667361B2 (en) * 2006-09-20 2015-02-12 コーニンクレッカ フィリップス エヌ ヴェ Light emitting element control system and lighting system having the system
US8493000B2 (en) * 2010-01-04 2013-07-23 Cooledge Lighting Inc. Method and system for driving light emitting elements
WO2013161215A1 (en) * 2012-04-25 2013-10-31 株式会社小糸製作所 Light source control device
DE102013100663A1 (en) * 2013-01-23 2014-07-24 Osram Opto Semiconductors Gmbh Arrangement and method for operating an arrangement
JP5422068B2 (en) 2013-02-15 2014-02-19 三菱電機株式会社 LED lighting device and vehicle headlamp

Non-Patent Citations (1)

* Cited by examiner, † Cited by third party
Title
None *

Also Published As

Publication number Publication date
EP2919559A3 (en) 2015-10-14
JP6278238B2 (en) 2018-02-14
JP2015170556A (en) 2015-09-28
EP2919559A2 (en) 2015-09-16

Similar Documents

Publication Publication Date Title
KR101679629B1 (en) Electronic circuits and methods for driving a light emitting diode (led) load
JP4985669B2 (en) Light emitting diode drive circuit
TWI554146B (en) Semiconductor light source apparatus and semiconductor light source control method
US20110273104A1 (en) Control circuit for switching power supply
JP6882976B2 (en) Switching control circuit
US10122255B2 (en) Devices, systems and processes for average current control
US10412797B2 (en) Apparatus and methods for converter mode and load configuration control
CN112202317A (en) Grid driving device and power conversion device
JP5842420B2 (en) Light control device
US9222657B2 (en) Vehicle lighting device
JP5579804B2 (en) Load driving device and control method thereof
US20130099671A1 (en) Power supply device and driving device
US10411600B1 (en) Apparatus and methods for converter mode and load configuration control
EP2745624B1 (en) Led driver
US9992826B1 (en) Dual mode constant current LED driver
EP2919559B1 (en) Driving apparatus of light emitting load and light emitting apparatus for vehicle
US20220264720A1 (en) Light source driver circuit, optical measuring device comprising the light source driver circuit, device for checking value documents, and method for operating a light source load by means of the light source driver circuit
US20200383188A1 (en) Light emitting element drive device
CN104853477A (en) Universal input and wide output function for light emitting diode (LED) driver
US20180007755A1 (en) Light-source driving apparatus and light-source driving method
TWI419447B (en) Power converter and gate driver of power transistor thereof
JP5696399B2 (en) Semiconductor light source device and semiconductor light source control method
CN113841336A (en) Negative voltage rail
CN111225478B (en) Switch module protection circuit
US6661117B2 (en) Load driving system and method thereof

Legal Events

Date Code Title Description
PUAL Search report despatched

Free format text: ORIGINAL CODE: 0009013

PUAI Public reference made under article 153(3) epc to a published international application that has entered the european phase

Free format text: ORIGINAL CODE: 0009012

AK Designated contracting states

Kind code of ref document: A2

Designated state(s): AL AT BE BG CH CY CZ DE DK EE ES FI FR GB GR HR HU IE IS IT LI LT LU LV MC MK MT NL NO PL PT RO RS SE SI SK SM TR

AX Request for extension of the european patent

Extension state: BA ME

AK Designated contracting states

Kind code of ref document: A3

Designated state(s): AL AT BE BG CH CY CZ DE DK EE ES FI FR GB GR HR HU IE IS IT LI LT LU LV MC MK MT NL NO PL PT RO RS SE SI SK SM TR

AX Request for extension of the european patent

Extension state: BA ME

RIC1 Information provided on ipc code assigned before grant

Ipc: H05B 33/08 20060101AFI20150908BHEP

17P Request for examination filed

Effective date: 20160414

RBV Designated contracting states (corrected)

Designated state(s): AL AT BE BG CH CY CZ DE DK EE ES FI FR GB GR HR HU IE IS IT LI LT LU LV MC MK MT NL NO PL PT RO RS SE SI SK SM TR

GRAP Despatch of communication of intention to grant a patent

Free format text: ORIGINAL CODE: EPIDOSNIGR1

STAA Information on the status of an ep patent application or granted ep patent

Free format text: STATUS: GRANT OF PATENT IS INTENDED

INTG Intention to grant announced

Effective date: 20180906

GRAS Grant fee paid

Free format text: ORIGINAL CODE: EPIDOSNIGR3

GRAA (expected) grant

Free format text: ORIGINAL CODE: 0009210

STAA Information on the status of an ep patent application or granted ep patent

Free format text: STATUS: THE PATENT HAS BEEN GRANTED

AK Designated contracting states

Kind code of ref document: B1

Designated state(s): AL AT BE BG CH CY CZ DE DK EE ES FI FR GB GR HR HU IE IS IT LI LT LU LV MC MK MT NL NO PL PT RO RS SE SI SK SM TR

REG Reference to a national code

Ref country code: GB

Ref legal event code: FG4D

REG Reference to a national code

Ref country code: CH

Ref legal event code: EP

REG Reference to a national code

Ref country code: IE

Ref legal event code: FG4D

REG Reference to a national code

Ref country code: DE

Ref legal event code: R096

Ref document number: 602015023466

Country of ref document: DE

REG Reference to a national code

Ref country code: AT

Ref legal event code: REF

Ref document number: 1090722

Country of ref document: AT

Kind code of ref document: T

Effective date: 20190215

REG Reference to a national code

Ref country code: NL

Ref legal event code: MP

Effective date: 20190116

REG Reference to a national code

Ref country code: LT

Ref legal event code: MG4D

PG25 Lapsed in a contracting state [announced via postgrant information from national office to epo]

Ref country code: NL

Free format text: LAPSE BECAUSE OF FAILURE TO SUBMIT A TRANSLATION OF THE DESCRIPTION OR TO PAY THE FEE WITHIN THE PRESCRIBED TIME-LIMIT

Effective date: 20190116

REG Reference to a national code

Ref country code: AT

Ref legal event code: MK05

Ref document number: 1090722

Country of ref document: AT

Kind code of ref document: T

Effective date: 20190116

PG25 Lapsed in a contracting state [announced via postgrant information from national office to epo]

Ref country code: PT

Free format text: LAPSE BECAUSE OF FAILURE TO SUBMIT A TRANSLATION OF THE DESCRIPTION OR TO PAY THE FEE WITHIN THE PRESCRIBED TIME-LIMIT

Effective date: 20190516

Ref country code: FI

Free format text: LAPSE BECAUSE OF FAILURE TO SUBMIT A TRANSLATION OF THE DESCRIPTION OR TO PAY THE FEE WITHIN THE PRESCRIBED TIME-LIMIT

Effective date: 20190116

Ref country code: PL

Free format text: LAPSE BECAUSE OF FAILURE TO SUBMIT A TRANSLATION OF THE DESCRIPTION OR TO PAY THE FEE WITHIN THE PRESCRIBED TIME-LIMIT

Effective date: 20190116

Ref country code: LT

Free format text: LAPSE BECAUSE OF FAILURE TO SUBMIT A TRANSLATION OF THE DESCRIPTION OR TO PAY THE FEE WITHIN THE PRESCRIBED TIME-LIMIT

Effective date: 20190116

Ref country code: SE

Free format text: LAPSE BECAUSE OF FAILURE TO SUBMIT A TRANSLATION OF THE DESCRIPTION OR TO PAY THE FEE WITHIN THE PRESCRIBED TIME-LIMIT

Effective date: 20190116

Ref country code: NO

Free format text: LAPSE BECAUSE OF FAILURE TO SUBMIT A TRANSLATION OF THE DESCRIPTION OR TO PAY THE FEE WITHIN THE PRESCRIBED TIME-LIMIT

Effective date: 20190416

Ref country code: ES

Free format text: LAPSE BECAUSE OF FAILURE TO SUBMIT A TRANSLATION OF THE DESCRIPTION OR TO PAY THE FEE WITHIN THE PRESCRIBED TIME-LIMIT

Effective date: 20190116

PG25 Lapsed in a contracting state [announced via postgrant information from national office to epo]

Ref country code: GR

Free format text: LAPSE BECAUSE OF FAILURE TO SUBMIT A TRANSLATION OF THE DESCRIPTION OR TO PAY THE FEE WITHIN THE PRESCRIBED TIME-LIMIT

Effective date: 20190417

Ref country code: LV

Free format text: LAPSE BECAUSE OF FAILURE TO SUBMIT A TRANSLATION OF THE DESCRIPTION OR TO PAY THE FEE WITHIN THE PRESCRIBED TIME-LIMIT

Effective date: 20190116

Ref country code: HR

Free format text: LAPSE BECAUSE OF FAILURE TO SUBMIT A TRANSLATION OF THE DESCRIPTION OR TO PAY THE FEE WITHIN THE PRESCRIBED TIME-LIMIT

Effective date: 20190116

Ref country code: IS

Free format text: LAPSE BECAUSE OF FAILURE TO SUBMIT A TRANSLATION OF THE DESCRIPTION OR TO PAY THE FEE WITHIN THE PRESCRIBED TIME-LIMIT

Effective date: 20190516

Ref country code: RS

Free format text: LAPSE BECAUSE OF FAILURE TO SUBMIT A TRANSLATION OF THE DESCRIPTION OR TO PAY THE FEE WITHIN THE PRESCRIBED TIME-LIMIT

Effective date: 20190116

Ref country code: BG

Free format text: LAPSE BECAUSE OF FAILURE TO SUBMIT A TRANSLATION OF THE DESCRIPTION OR TO PAY THE FEE WITHIN THE PRESCRIBED TIME-LIMIT

Effective date: 20190416

REG Reference to a national code

Ref country code: DE

Ref legal event code: R097

Ref document number: 602015023466

Country of ref document: DE

PG25 Lapsed in a contracting state [announced via postgrant information from national office to epo]

Ref country code: IT

Free format text: LAPSE BECAUSE OF FAILURE TO SUBMIT A TRANSLATION OF THE DESCRIPTION OR TO PAY THE FEE WITHIN THE PRESCRIBED TIME-LIMIT

Effective date: 20190116

Ref country code: AT

Free format text: LAPSE BECAUSE OF FAILURE TO SUBMIT A TRANSLATION OF THE DESCRIPTION OR TO PAY THE FEE WITHIN THE PRESCRIBED TIME-LIMIT

Effective date: 20190116

Ref country code: EE

Free format text: LAPSE BECAUSE OF FAILURE TO SUBMIT A TRANSLATION OF THE DESCRIPTION OR TO PAY THE FEE WITHIN THE PRESCRIBED TIME-LIMIT

Effective date: 20190116

Ref country code: CZ

Free format text: LAPSE BECAUSE OF FAILURE TO SUBMIT A TRANSLATION OF THE DESCRIPTION OR TO PAY THE FEE WITHIN THE PRESCRIBED TIME-LIMIT

Effective date: 20190116

Ref country code: RO

Free format text: LAPSE BECAUSE OF FAILURE TO SUBMIT A TRANSLATION OF THE DESCRIPTION OR TO PAY THE FEE WITHIN THE PRESCRIBED TIME-LIMIT

Effective date: 20190116

Ref country code: AL

Free format text: LAPSE BECAUSE OF FAILURE TO SUBMIT A TRANSLATION OF THE DESCRIPTION OR TO PAY THE FEE WITHIN THE PRESCRIBED TIME-LIMIT

Effective date: 20190116

Ref country code: DK

Free format text: LAPSE BECAUSE OF FAILURE TO SUBMIT A TRANSLATION OF THE DESCRIPTION OR TO PAY THE FEE WITHIN THE PRESCRIBED TIME-LIMIT

Effective date: 20190116

Ref country code: SK

Free format text: LAPSE BECAUSE OF FAILURE TO SUBMIT A TRANSLATION OF THE DESCRIPTION OR TO PAY THE FEE WITHIN THE PRESCRIBED TIME-LIMIT

Effective date: 20190116

Ref country code: MC

Free format text: LAPSE BECAUSE OF FAILURE TO SUBMIT A TRANSLATION OF THE DESCRIPTION OR TO PAY THE FEE WITHIN THE PRESCRIBED TIME-LIMIT

Effective date: 20190116

REG Reference to a national code

Ref country code: CH

Ref legal event code: PL

PLBE No opposition filed within time limit

Free format text: ORIGINAL CODE: 0009261

STAA Information on the status of an ep patent application or granted ep patent

Free format text: STATUS: NO OPPOSITION FILED WITHIN TIME LIMIT

REG Reference to a national code

Ref country code: DE

Ref legal event code: R079

Ref document number: 602015023466

Country of ref document: DE

Free format text: PREVIOUS MAIN CLASS: H05B0033080000

Ipc: H05B0045000000

PG25 Lapsed in a contracting state [announced via postgrant information from national office to epo]

Ref country code: LU

Free format text: LAPSE BECAUSE OF NON-PAYMENT OF DUE FEES

Effective date: 20190305

Ref country code: SM

Free format text: LAPSE BECAUSE OF FAILURE TO SUBMIT A TRANSLATION OF THE DESCRIPTION OR TO PAY THE FEE WITHIN THE PRESCRIBED TIME-LIMIT

Effective date: 20190116

REG Reference to a national code

Ref country code: BE

Ref legal event code: MM

Effective date: 20190331

26N No opposition filed

Effective date: 20191017

PG25 Lapsed in a contracting state [announced via postgrant information from national office to epo]

Ref country code: IE

Free format text: LAPSE BECAUSE OF NON-PAYMENT OF DUE FEES

Effective date: 20190305

Ref country code: LI

Free format text: LAPSE BECAUSE OF NON-PAYMENT OF DUE FEES

Effective date: 20190331

Ref country code: CH

Free format text: LAPSE BECAUSE OF NON-PAYMENT OF DUE FEES

Effective date: 20190331

PG25 Lapsed in a contracting state [announced via postgrant information from national office to epo]

Ref country code: SI

Free format text: LAPSE BECAUSE OF FAILURE TO SUBMIT A TRANSLATION OF THE DESCRIPTION OR TO PAY THE FEE WITHIN THE PRESCRIBED TIME-LIMIT

Effective date: 20190116

Ref country code: BE

Free format text: LAPSE BECAUSE OF NON-PAYMENT OF DUE FEES

Effective date: 20190331

PG25 Lapsed in a contracting state [announced via postgrant information from national office to epo]

Ref country code: TR

Free format text: LAPSE BECAUSE OF FAILURE TO SUBMIT A TRANSLATION OF THE DESCRIPTION OR TO PAY THE FEE WITHIN THE PRESCRIBED TIME-LIMIT

Effective date: 20190116

PG25 Lapsed in a contracting state [announced via postgrant information from national office to epo]

Ref country code: MT

Free format text: LAPSE BECAUSE OF NON-PAYMENT OF DUE FEES

Effective date: 20190305

PG25 Lapsed in a contracting state [announced via postgrant information from national office to epo]

Ref country code: CY

Free format text: LAPSE BECAUSE OF FAILURE TO SUBMIT A TRANSLATION OF THE DESCRIPTION OR TO PAY THE FEE WITHIN THE PRESCRIBED TIME-LIMIT

Effective date: 20190116

PG25 Lapsed in a contracting state [announced via postgrant information from national office to epo]

Ref country code: HU

Free format text: LAPSE BECAUSE OF FAILURE TO SUBMIT A TRANSLATION OF THE DESCRIPTION OR TO PAY THE FEE WITHIN THE PRESCRIBED TIME-LIMIT; INVALID AB INITIO

Effective date: 20150305

PG25 Lapsed in a contracting state [announced via postgrant information from national office to epo]

Ref country code: MK

Free format text: LAPSE BECAUSE OF FAILURE TO SUBMIT A TRANSLATION OF THE DESCRIPTION OR TO PAY THE FEE WITHIN THE PRESCRIBED TIME-LIMIT

Effective date: 20190116

PGFP Annual fee paid to national office [announced via postgrant information from national office to epo]

Ref country code: FR

Payment date: 20230208

Year of fee payment: 9

PGFP Annual fee paid to national office [announced via postgrant information from national office to epo]

Ref country code: GB

Payment date: 20230202

Year of fee payment: 9

Ref country code: DE

Payment date: 20230131

Year of fee payment: 9

P01 Opt-out of the competence of the unified patent court (upc) registered

Effective date: 20230503

PGFP Annual fee paid to national office [announced via postgrant information from national office to epo]

Ref country code: DE

Payment date: 20240130

Year of fee payment: 10

Ref country code: GB

Payment date: 20240201

Year of fee payment: 10