EP2763128B1 - Display apparatus using an organic light emitting diode and a control method thereof - Google Patents

Display apparatus using an organic light emitting diode and a control method thereof Download PDF

Info

Publication number
EP2763128B1
EP2763128B1 EP14153490.9A EP14153490A EP2763128B1 EP 2763128 B1 EP2763128 B1 EP 2763128B1 EP 14153490 A EP14153490 A EP 14153490A EP 2763128 B1 EP2763128 B1 EP 2763128B1
Authority
EP
European Patent Office
Prior art keywords
frame
sub
voltage
pixels
frames
Prior art date
Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
Active
Application number
EP14153490.9A
Other languages
German (de)
French (fr)
Other versions
EP2763128A1 (en
Inventor
Sang-Hoon Lee
Myoung-Jun Lee
Eun-il Cho
Byeong-cheol Hyeon
Current Assignee (The listed assignees may be inaccurate. Google has not performed a legal analysis and makes no representation or warranty as to the accuracy of the list.)
Samsung Electronics Co Ltd
Original Assignee
Samsung Electronics Co Ltd
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by Samsung Electronics Co Ltd filed Critical Samsung Electronics Co Ltd
Publication of EP2763128A1 publication Critical patent/EP2763128A1/en
Application granted granted Critical
Publication of EP2763128B1 publication Critical patent/EP2763128B1/en
Active legal-status Critical Current
Anticipated expiration legal-status Critical

Links

Images

Classifications

    • GPHYSICS
    • G09EDUCATION; CRYPTOGRAPHY; DISPLAY; ADVERTISING; SEALS
    • G09GARRANGEMENTS OR CIRCUITS FOR CONTROL OF INDICATING DEVICES USING STATIC MEANS TO PRESENT VARIABLE INFORMATION
    • G09G3/00Control arrangements or circuits, of interest only in connection with visual indicators other than cathode-ray tubes
    • G09G3/20Control arrangements or circuits, of interest only in connection with visual indicators other than cathode-ray tubes for presentation of an assembly of a number of characters, e.g. a page, by composing the assembly by combination of individual elements arranged in a matrix no fixed position being assigned to or needed to be assigned to the individual characters or partial characters
    • G09G3/22Control arrangements or circuits, of interest only in connection with visual indicators other than cathode-ray tubes for presentation of an assembly of a number of characters, e.g. a page, by composing the assembly by combination of individual elements arranged in a matrix no fixed position being assigned to or needed to be assigned to the individual characters or partial characters using controlled light sources
    • G09G3/30Control arrangements or circuits, of interest only in connection with visual indicators other than cathode-ray tubes for presentation of an assembly of a number of characters, e.g. a page, by composing the assembly by combination of individual elements arranged in a matrix no fixed position being assigned to or needed to be assigned to the individual characters or partial characters using controlled light sources using electroluminescent panels
    • G09G3/32Control arrangements or circuits, of interest only in connection with visual indicators other than cathode-ray tubes for presentation of an assembly of a number of characters, e.g. a page, by composing the assembly by combination of individual elements arranged in a matrix no fixed position being assigned to or needed to be assigned to the individual characters or partial characters using controlled light sources using electroluminescent panels semiconductive, e.g. using light-emitting diodes [LED]
    • G09G3/3208Control arrangements or circuits, of interest only in connection with visual indicators other than cathode-ray tubes for presentation of an assembly of a number of characters, e.g. a page, by composing the assembly by combination of individual elements arranged in a matrix no fixed position being assigned to or needed to be assigned to the individual characters or partial characters using controlled light sources using electroluminescent panels semiconductive, e.g. using light-emitting diodes [LED] organic, e.g. using organic light-emitting diodes [OLED]
    • GPHYSICS
    • G09EDUCATION; CRYPTOGRAPHY; DISPLAY; ADVERTISING; SEALS
    • G09GARRANGEMENTS OR CIRCUITS FOR CONTROL OF INDICATING DEVICES USING STATIC MEANS TO PRESENT VARIABLE INFORMATION
    • G09G3/00Control arrangements or circuits, of interest only in connection with visual indicators other than cathode-ray tubes
    • G09G3/20Control arrangements or circuits, of interest only in connection with visual indicators other than cathode-ray tubes for presentation of an assembly of a number of characters, e.g. a page, by composing the assembly by combination of individual elements arranged in a matrix no fixed position being assigned to or needed to be assigned to the individual characters or partial characters
    • G09G3/22Control arrangements or circuits, of interest only in connection with visual indicators other than cathode-ray tubes for presentation of an assembly of a number of characters, e.g. a page, by composing the assembly by combination of individual elements arranged in a matrix no fixed position being assigned to or needed to be assigned to the individual characters or partial characters using controlled light sources
    • G09G3/30Control arrangements or circuits, of interest only in connection with visual indicators other than cathode-ray tubes for presentation of an assembly of a number of characters, e.g. a page, by composing the assembly by combination of individual elements arranged in a matrix no fixed position being assigned to or needed to be assigned to the individual characters or partial characters using controlled light sources using electroluminescent panels
    • GPHYSICS
    • G09EDUCATION; CRYPTOGRAPHY; DISPLAY; ADVERTISING; SEALS
    • G09GARRANGEMENTS OR CIRCUITS FOR CONTROL OF INDICATING DEVICES USING STATIC MEANS TO PRESENT VARIABLE INFORMATION
    • G09G3/00Control arrangements or circuits, of interest only in connection with visual indicators other than cathode-ray tubes
    • G09G3/20Control arrangements or circuits, of interest only in connection with visual indicators other than cathode-ray tubes for presentation of an assembly of a number of characters, e.g. a page, by composing the assembly by combination of individual elements arranged in a matrix no fixed position being assigned to or needed to be assigned to the individual characters or partial characters
    • G09G3/2007Display of intermediate tones
    • G09G3/2011Display of intermediate tones by amplitude modulation
    • GPHYSICS
    • G09EDUCATION; CRYPTOGRAPHY; DISPLAY; ADVERTISING; SEALS
    • G09GARRANGEMENTS OR CIRCUITS FOR CONTROL OF INDICATING DEVICES USING STATIC MEANS TO PRESENT VARIABLE INFORMATION
    • G09G3/00Control arrangements or circuits, of interest only in connection with visual indicators other than cathode-ray tubes
    • G09G3/20Control arrangements or circuits, of interest only in connection with visual indicators other than cathode-ray tubes for presentation of an assembly of a number of characters, e.g. a page, by composing the assembly by combination of individual elements arranged in a matrix no fixed position being assigned to or needed to be assigned to the individual characters or partial characters
    • G09G3/2007Display of intermediate tones
    • G09G3/2018Display of intermediate tones by time modulation using two or more time intervals
    • G09G3/2022Display of intermediate tones by time modulation using two or more time intervals using sub-frames
    • G09G3/2025Display of intermediate tones by time modulation using two or more time intervals using sub-frames the sub-frames having all the same time duration
    • GPHYSICS
    • G09EDUCATION; CRYPTOGRAPHY; DISPLAY; ADVERTISING; SEALS
    • G09GARRANGEMENTS OR CIRCUITS FOR CONTROL OF INDICATING DEVICES USING STATIC MEANS TO PRESENT VARIABLE INFORMATION
    • G09G3/00Control arrangements or circuits, of interest only in connection with visual indicators other than cathode-ray tubes
    • G09G3/20Control arrangements or circuits, of interest only in connection with visual indicators other than cathode-ray tubes for presentation of an assembly of a number of characters, e.g. a page, by composing the assembly by combination of individual elements arranged in a matrix no fixed position being assigned to or needed to be assigned to the individual characters or partial characters
    • G09G3/2007Display of intermediate tones
    • G09G3/2018Display of intermediate tones by time modulation using two or more time intervals
    • G09G3/2022Display of intermediate tones by time modulation using two or more time intervals using sub-frames
    • G09G3/2037Display of intermediate tones by time modulation using two or more time intervals using sub-frames with specific control of sub-frames corresponding to the least significant bits
    • GPHYSICS
    • G09EDUCATION; CRYPTOGRAPHY; DISPLAY; ADVERTISING; SEALS
    • G09GARRANGEMENTS OR CIRCUITS FOR CONTROL OF INDICATING DEVICES USING STATIC MEANS TO PRESENT VARIABLE INFORMATION
    • G09G3/00Control arrangements or circuits, of interest only in connection with visual indicators other than cathode-ray tubes
    • G09G3/20Control arrangements or circuits, of interest only in connection with visual indicators other than cathode-ray tubes for presentation of an assembly of a number of characters, e.g. a page, by composing the assembly by combination of individual elements arranged in a matrix no fixed position being assigned to or needed to be assigned to the individual characters or partial characters
    • G09G3/2007Display of intermediate tones
    • G09G3/2077Display of intermediate tones by a combination of two or more gradation control methods
    • G09G3/2081Display of intermediate tones by a combination of two or more gradation control methods with combination of amplitude modulation and time modulation
    • GPHYSICS
    • G09EDUCATION; CRYPTOGRAPHY; DISPLAY; ADVERTISING; SEALS
    • G09GARRANGEMENTS OR CIRCUITS FOR CONTROL OF INDICATING DEVICES USING STATIC MEANS TO PRESENT VARIABLE INFORMATION
    • G09G3/00Control arrangements or circuits, of interest only in connection with visual indicators other than cathode-ray tubes
    • G09G3/20Control arrangements or circuits, of interest only in connection with visual indicators other than cathode-ray tubes for presentation of an assembly of a number of characters, e.g. a page, by composing the assembly by combination of individual elements arranged in a matrix no fixed position being assigned to or needed to be assigned to the individual characters or partial characters
    • G09G3/22Control arrangements or circuits, of interest only in connection with visual indicators other than cathode-ray tubes for presentation of an assembly of a number of characters, e.g. a page, by composing the assembly by combination of individual elements arranged in a matrix no fixed position being assigned to or needed to be assigned to the individual characters or partial characters using controlled light sources
    • G09G3/30Control arrangements or circuits, of interest only in connection with visual indicators other than cathode-ray tubes for presentation of an assembly of a number of characters, e.g. a page, by composing the assembly by combination of individual elements arranged in a matrix no fixed position being assigned to or needed to be assigned to the individual characters or partial characters using controlled light sources using electroluminescent panels
    • G09G3/32Control arrangements or circuits, of interest only in connection with visual indicators other than cathode-ray tubes for presentation of an assembly of a number of characters, e.g. a page, by composing the assembly by combination of individual elements arranged in a matrix no fixed position being assigned to or needed to be assigned to the individual characters or partial characters using controlled light sources using electroluminescent panels semiconductive, e.g. using light-emitting diodes [LED]
    • G09G3/3208Control arrangements or circuits, of interest only in connection with visual indicators other than cathode-ray tubes for presentation of an assembly of a number of characters, e.g. a page, by composing the assembly by combination of individual elements arranged in a matrix no fixed position being assigned to or needed to be assigned to the individual characters or partial characters using controlled light sources using electroluminescent panels semiconductive, e.g. using light-emitting diodes [LED] organic, e.g. using organic light-emitting diodes [OLED]
    • G09G3/3225Control arrangements or circuits, of interest only in connection with visual indicators other than cathode-ray tubes for presentation of an assembly of a number of characters, e.g. a page, by composing the assembly by combination of individual elements arranged in a matrix no fixed position being assigned to or needed to be assigned to the individual characters or partial characters using controlled light sources using electroluminescent panels semiconductive, e.g. using light-emitting diodes [LED] organic, e.g. using organic light-emitting diodes [OLED] using an active matrix
    • GPHYSICS
    • G09EDUCATION; CRYPTOGRAPHY; DISPLAY; ADVERTISING; SEALS
    • G09GARRANGEMENTS OR CIRCUITS FOR CONTROL OF INDICATING DEVICES USING STATIC MEANS TO PRESENT VARIABLE INFORMATION
    • G09G2300/00Aspects of the constitution of display devices
    • G09G2300/08Active matrix structure, i.e. with use of active elements, inclusive of non-linear two terminal elements, in the pixels together with light emitting or modulating elements
    • G09G2300/0809Several active elements per pixel in active matrix panels
    • G09G2300/0819Several active elements per pixel in active matrix panels used for counteracting undesired variations, e.g. feedback or autozeroing
    • GPHYSICS
    • G09EDUCATION; CRYPTOGRAPHY; DISPLAY; ADVERTISING; SEALS
    • G09GARRANGEMENTS OR CIRCUITS FOR CONTROL OF INDICATING DEVICES USING STATIC MEANS TO PRESENT VARIABLE INFORMATION
    • G09G2310/00Command of the display device
    • G09G2310/02Addressing, scanning or driving the display screen or processing steps related thereto
    • G09G2310/0243Details of the generation of driving signals
    • GPHYSICS
    • G09EDUCATION; CRYPTOGRAPHY; DISPLAY; ADVERTISING; SEALS
    • G09GARRANGEMENTS OR CIRCUITS FOR CONTROL OF INDICATING DEVICES USING STATIC MEANS TO PRESENT VARIABLE INFORMATION
    • G09G2330/00Aspects of power supply; Aspects of display protection and defect management
    • G09G2330/02Details of power systems and of start or stop of display operation
    • G09G2330/028Generation of voltages supplied to electrode drivers in a matrix display other than LCD

Definitions

  • Apparatuses and methods consistent with the exemplary embodiments relate to a display apparatus and a control method thereof, and more particularly, to a display apparatus provided with a display unit using an organic light emitting diode (OLED) and a control method thereof.
  • OLED organic light emitting diode
  • OLED organic light emitting diode
  • An OLED display apparatus uses an OLED, i.e., a self-emissive device that can emit light by itself and therefore does not need a separate backlight unit for providing light in a rear of a liquid crystal display (LCD) panel Accordingly, the OLED display apparatus advantageously becomes thinner as much as the backlight unit is not used.
  • OLED i.e., a self-emissive device that can emit light by itself and therefore does not need a separate backlight unit for providing light in a rear of a liquid crystal display (LCD) panel Accordingly, the OLED display apparatus advantageously becomes thinner as much as the backlight unit is not used.
  • the OLED display apparatus has a configuration in which R, G and B OLEDs are arranged between a single source voltage ELVDD provided from a power supplying terminal and a ground voltage ELVSS of the power ground terminal and a switching device such as a field effect transistor (FET) is connected between each OLED and the source voltage.
  • a switching device such as a field effect transistor (FET) is connected between each OLED and the source voltage.
  • WO98/33165 discloses a driving method for a display device, in which the display comprises an organic EL element, including dividing a frame into a plurality of sub-frames and varying the voltage applied to each sub-frame to provide a different luminance for each sub-frame in the frame.
  • FIG. 1 is a circuit diagram for supplying power to an OLED display apparatus
  • FIG. 2 is a view for explaining a conventional driving operation in the circuit diagram of FIG. 1 .
  • the OLED display apparatus includes light emitting cells (OLED (R), OLED (G) and OLED (B)) respectively corresponding to red, green, and blue (or red, green, blue, and white), and a plurality of transistors (e.g., a thin film transistor (TFT)).
  • the OLED display apparatus is classified into a Passive Matrix Organic Light-Emitting Diode (PM-OLED) and an Active Matrix Organic Light-Emitting Diode (AM-OLED) in accordance with driving methods.
  • a driving operation is divided into an address section (ads) for writing brightness information about the light emitting cell and a light section (light) for displaying actual brightness based on information written during the address section (ads).
  • S1 is set to Low during the address section (ads) so that capacitors C1, C2, and C3 are charged with electric charges corresponding to brightness, and the light emitting cells (OLED (R), OLED (G) and OLED (B)) emit light during the light section (light) by the electric charges charged in the capacitors C1, C2, and C3 during the address section (ads).
  • OLED light emitting cells
  • each of the RGB light emitting cells uses ELVDD as a common driving voltage, in which a forward current I f corresponding to setup brightness flows during the light section (light), and a forward voltage drop V f occurs between both ends of each RGB light emitting cells, as shown in FIG. 2 .
  • the forward voltage drop V f is a function of the forward current I f flowing in the RGB light emitting cells, and the brightness of each of the RGB light emitting cells is also a function of the forward current I f . Therefore, the power loss is affected by the setup brightness of the respective RGB light emitting cells.
  • Each of the RGB light emitting cells has different characteristic of the forward voltage drop V f . Generally, it is in an order of B, G and R, and thus ELVDD is determined with respect to the B OLED cell having the highest V f . Accordingly, as shown in FIG. 2 , more power loss occurs in the G and R OLED cells rather than the brightest B OLED cell.
  • a conventional OLED display apparatus is driven in the state that the common driving voltage ELVdd is fixed to the maximum grayscale of a certain pixel (e.g., 15gs of the B pixel shown in FIG. 2 ) regardless of an input image. Therefore, as shown in FIG. 2 , if a setup brightness of a cell is decreased, the power loss is gradually increased.
  • a display apparatus as set out in claim 1.
  • a control method of a display apparatus as set out in claim 9.
  • Optional features are set out in the dependent claims.
  • the adjusting the voltage may include supplying a voltage of a pixel to which the highest bit weight is assigned among the plurality of pixels as a common voltage during a sub-frame section of the plurality of pixels.
  • the assigning the bit weight may include assigning the bit weight so that the sub-frame has a maximum voltage in a most significant bit section of the sub-frame and a minimum voltage in a least significant bit section of the sub-frame.
  • the assigning the bit weight may include assigning the bit weight so that a voltage of the sub-frame corresponds to half a voltage of a previous sub-frame.
  • the assigning the bit weight may include assigning the bit weight so that the sub-frame has a maximum voltage in a least significant bit section of the sub-frame and a minimum voltage in a most significant bit section of the sub-frame.
  • the assigning the bit weight may include assigning the bit weight so that the number of changes for a voltage of the sub-frame with respect to a voltage of a previous sub-frame is minimized.
  • the assigning the bit weight may include assigning the bit weight so that a difference in voltage between a previous sub-frame and the sub-frame is minimized.
  • the sub-frame may include an address section where a voltage is changed and a light section where a pixel emits light.
  • the sub-frame may include a voltage build section where a voltage is changed, an address section where the changed voltage is stabilized, and a light section where a pixel emits light.
  • the method may further include readjusting voltage by adding a predetermined setup value to a level of the adjusted voltage.
  • a circuit for a display apparatus having a plurality of pixels, the circuit comprising: an image processor which processes an image signal in accordance with the plurality of pixels; and a controller which divides a frame of the image signal into a plurality of sub-frames, assigns bit weights to each of the divided sub-frames, and supplies a voltage which is adjusted by the assigned bit weights in accordance with the sub-frames to the display apparatus.
  • FIG. 3 is a block diagram showing a configuration of a display apparatus 100 according to an exemplary embodiment.
  • the display apparatus 100 processes an image signal, i.e., a video signal, provided form an external image source (not shown) in accordance with a preset imaging process, and displays the processed image signal as an image.
  • an image signal i.e., a video signal
  • an external image source not shown
  • the display apparatus 100 in this embodiment is achieved by a television (TV) which processes a broadcasting image based on a broadcasting signal/ information/ data received from a broadcasting station.
  • the display apparatus 100 may be realized as various types of display apparatuses including a monitor, a personal computer (PC), a projection television, a tablet PC, a mobile phone, etc.
  • the type of image displayable in the display apparatus 100 is not limited to the broadcasting image.
  • the display apparatus 100 may perform processes for an image such as a moving picture, a still picture, an application based on a signal/data received from various image sources, an on-screen display (OSD), a graphic user interface (GUI) for various operation controls, etc.
  • OSD on-screen display
  • GUI graphic user interface
  • the display apparatus 100 may be achieved by a smart TV which is capable of receiving and displaying a broadcasting signal in real time, and has a web browser function for enabling searching and consumption for various contents through Internet simultaneously with displaying of a broadcasting signal in real time.
  • the smart TV includes an open software platform and is thus capable of providing interactive service to a user. Therefore, the smart TV may provide a user with various contents, for example, an application for offering a predetermined service through the open software platform.
  • the application is an application program that may provide various kinds of services, such as a social network service (SNS), finance, news, weather, map, music, movie, game, electric book, etc.
  • SNS social network service
  • the display apparatus 100 includes an image receiver 110 for receiving an image signal, an image processor 120 for processing the image signal received in the image receiver 110, a display unit 130 for displaying an image based on the image signal processed by the image processor 120, a power supply 140 for supplying power to respective components of the display apparatus 100, a storage unit 150 for storing various data/information therein, and a controller 160 for controlling general operations of the display apparatus 100.
  • the image receiver 110 receives an image signal and transmits the image signal to the image processor 120.
  • the image receiver 110 may receive a radio frequency (RF) signal in a wireless manner transmitted from a broadcasting station (not shown), or receives image signals in a wired manner according to standards such as composite image, component image, super image, Syndicat des Constructeurs d'Appareils Radiorécepteurs et Téléviseurs (SCART), high definition multimedia interface (HDMI), etc.
  • RF radio frequency
  • SCART Radiorécepteurs et Téléviseurs
  • HDMI high definition multimedia interface
  • the image signal may be received from an external device, e.g., a personal computer (PC), an audio/image (AV) device, a smart phone, a smart pad, etc.
  • the image signal may be data received through a network such as the Internet.
  • the display apparatus 100 may further include a network communication unit (not shown) to perform a communication through the network.
  • the image signal may be data stored in the storage unit 150, e.g., a flash memory, a hard disk drive (HDD), etc.
  • the storage unit 150 may be provided inside or outside the display apparatus 100. If the storage unit 150 is provided outside the display apparatus 100, a connector (not shown) may be provided to connect with the storage unit 150.
  • the image processor 120 performs various image processing operations previously set with respect to the image signal, and outputs the processed image signal to the display unit 130.
  • the image processing operations of the image processor 120 may include, but are not limited thereto, a decoding operation, a de-interlacing operation, a frame refresh rate conversion, a scaling operation, a noise reduction operation for improving an image quality, a detail enhancement operation, a line scanning operation, etc..
  • the image processer 120 may be achieved by individual groups which independently perform the foregoing operations, or by a system on chip (SOC) which performs integrated.
  • SOC system on chip
  • the image processor 120 processes an image signal to be displayed in accordance with a plurality of pixels on the display unit 130 (to be described later).
  • the display unit 130 displays an image based on the image signal processed by the image processor 120.
  • the display unit 130 in this embodiment may be achieved by a display apparatus using an organic light emitting diode (OLED), that is, an organic electroluminescence display.
  • OLED organic light emitting diode
  • a display panel (not shown) of the display unit 130 includes a plurality of pixels arranged in the form of a matrix having rows and columns. As shown in FIG. 1 , the plurality of pixels may include light emitting cells (OLED (R), OLED (G), OLED (B)) made of an OLED, and a cell driver for independently driving each light emitting cell.
  • OLED light emitting cells
  • G OLED
  • B OLED
  • the power supply 140 supplies power to the display panel of the display unit 130 in response to a control signal from the controller 160 (to be described later).
  • the power supply 140 is provided separately from the display unit 130, but there is no limit to the power supply of this embodiment. Alternatively, the power supply may be incorporated into the display unit 130.
  • the storage unit 150 stores data under control of the controller 160.
  • the data stored in the storage unit 150 may include not only an operating system for operating the display apparatus 100 but also various applications executable in the operating system, image data, additional data, etc.
  • the storage unit 150 may further store a lookup table (LUT) 151 where a current or voltage level corresponding to a bit weight assigned in accordance with gray scales of a pixel is set up.
  • the controller 160 reads the current or voltage level corresponding to the bit weight assigned to the gray scale of each pixel based on the image signal from the lookup table 151, and controls the power supply 140 to supply electric power corresponding to the read current or voltage level to the display unit 130.
  • LUT lookup table
  • the storage unit 150 is accessed by the controller 160, and reading/recording/modifying/deleting/updating of the data is performed in the storage unit 150 by the controller 160.
  • the storage unit 150 is achieved by a flash memory, a hard disk drive (HDD), or the like nonvolatile storage medium.
  • the controller 160 performs control operations about various configurations of the display apparatus 100. For example, the controller 160 controls the image processing performed by the image processor 120 to proceed, and performs a control operation corresponding to a command from a remote controller, thereby controlling general operations of the display apparatus 100.
  • controller 160 may be achieved by combination of firmware/software in a central processing unit.
  • the image processor 120 is controlled by the controller 160 to refresh and process an image signal per frame.
  • the controller 160 divides one frame into a plurality of sub-frames (hereinafter, also referred to as sub-fields), i.e., by a time basis with regard to the image signal corresponding to a frame provided in accordance with a plurality of pixels.
  • the number of sub-frames per frame may correspond to the number of driving bits of the image signal. That is, in order to display an image of n bits, one frame is divided into n sub-frames. For example, if the number of driving bits is 4 bits or 8 bits, the number of sub-frames per frame is four or eight.
  • the controller 160 assigns a predetermined bit weight to each of the divided sub-frames, and controls the power supply 140 to adjust the voltage supplied to the display unit 130 by the assigned bit weight in accordance with the respective sub-frame sections.
  • FIG. 4 is a view showing a detailed configuration of the controller 160 according to an exemplary embodiment
  • FIG. 5 is a view showing sequential operations of the controller 160 of FIG. 4 .
  • the controller 160 includes a bit weight assign controller 161, a sub-frame controller 162, a voltage selector 163, a voltage controller 164, and a data controller 165.
  • the bit weight assign controller 161 assigns a bit weight to each sub-frame.
  • the bit weight may be determined based on gray scales of a pixel of a corresponding sub-frame.
  • the controller 160 receives input image signals Ri, Gi, Bi from an image source (operation 201).
  • each of the Ri, Gi and Bi corresponds to current levels of a red pixel, a green pixel, and a blue pixel of the image signal.
  • the bit weight assign controller 161 assigns a predetermined bit weight to the received image signal, and assigns current levels R(n) ⁇ R(1), G(n) ⁇ G(1), and B(n) ⁇ B(1) each of which corresponds to sub-frames of R, G and B pixels (operation 202).
  • gr(n) ⁇ gr(1) refer to current gains of red pixels corresponding to sub-frames
  • gg(n) ⁇ gg(1) refer to current gains of green pixels corresponding to sub-frames
  • gb(n) ⁇ gb(1) refer to current gains of blue pixels corresponding to sub-frames, which are used as weights assigned to R, G, and B pixels in accordance with the sub-frames.
  • the bit weight assign controller 161 operates R(n), G(n), and B(n) obtained by assigning gr(n), gg(n), gb(n) as the bit weights to the R, G, and B pixels, respectively.
  • the sub-frame controller 162 determines R(n), G(n), and B(n) as values to which the bit weight is assigned with regard to the image signal of the 1st sub-frame.
  • the current levels, to which the bit weights are assigned in accordance with the respective pixels, are transmitted to the voltage selector 163 through the sub-frame controller 162.
  • the voltage selector 163 determines a voltage ELVdd supplied during the 1st sub-frame section, referring to the lookup table 151 with respect to the current levels R(n), G(n) and B(n), to which the bit weights are assigned (operation 203).
  • ELVdd is a driving voltage supplied in common to the OLED cells during the 1st sub-frame section.
  • the bit weight assign controller 161 may assign the bit weight to get the minimum difference in voltage between the previous sub-frame and the current sub-frame.
  • the sub-frame controller 162 transmits an image signal corresponding to the 1st sub-frame to the data controller 165, and the data controller 165 controls the image processor 120 and the display unit 130 to display an image corresponding to the image signal during the 1st sub-frame section.
  • the bit weight assign controller 161 operates R(n-1), G(n-1), and B(n-1) obtained by assigning gr(n-1), gg(n-1), and gb(n-1) as the bit weights to the R, G, and B pixels, respectively.
  • the sub-frame controller 162 determines R(n-1), G(n-1), and B(n-1) as values to which the bit weight is assigned with regard to the image signal of the 2nd sub-frame.
  • the current levels, to which the bit weights are assigned in accordance with the respective pixels, are transmitted to the voltage selector 163 through the sub-frame controller 162.
  • the voltage selector 163 determines a voltage ELVdd supplied during the 2nd sub-frame section, referring to the lookup table 151 with respect to the current levels of R(n-1), G(n-1), and B(n-1), to which the bit weights are assigned (operation 203).
  • ELVdd is a driving voltage supplied in common to the OLED cells during the 2nd sub-frame section. That is, the maximum voltage V(Max(R(n-1),G(n-1),B(n-1))) among the voltages stored in the lookup table 151 may be selected as ELVdd. Therefore, the voltage corresponding to the pixel to which the highest bit weight is assigned among the R, G and B pixels may be supplied during the sub-frame section.
  • the current levels are operated by assigning bit weights to the respective sub-frames, and the voltage levels corresponding to the operated current levels are determined referring to the lookup table in accordance with the respective sub-frames, but not limited thereto.
  • bit weights may be assigned in accordance with the respective sub-frames
  • the lookup table may be used to determine the voltage levels corresponding to the assigned bit weight, and the voltages supplied to the respective sub-frames may undergo scaling in accordance with the determined voltage levels.
  • the bit weights may be assigned in accordance with the respective sub-frames
  • the lookup table may be used to determine the current levels corresponding to the assigned bit weights, and the voltages corresponding to the relevant currents may undergo the scaling in accordance with the respective sub-frames.
  • FIGs. 6 and 7 show exemplary embodiments where a voltage supplied to the display unit during one frame section is adjusted.
  • 4 bits operations are illustrated by way of an example, in which four sub-frames (or four sub-fields) constitute one frame.
  • the bit weight assign controller 161 may assign a predetermined bit weights to each of the 1st to 4th sub-frames so that the B OLED may emit light during all the sub-frame sections (gb(4) ⁇ gb(1)).
  • the bit weight assign controller 161 may assign the bit weight so that a current level of a present bit (e.g., the 2nd sub_frame) may be determined to correspond to half a current level of a previous bit(e.g., the 1st sub_frame). That is, if B represents a gray scale of 15gs, corresponding weights of 8gs, 4gs, 2gs, and 1gs may be assigned to the 1st to 4th sub-frames, respectively.
  • bit weight assign controller 161 may assign a bit weight of 8gs to the 1st sub-frame so that the G OLED may emit light during the 1st sub-frame section, i.e., the most significant bit (MSB) section (gg(4)-gg(1)).
  • bit weight assign controller 161 may assign bit weights of 4gs and 2gs to the 2nd and 3rd sub-frames, respectively, so that the R OLED may emit light during the 2nd and 3rd sub-frames (gr(4)-gr(1)).
  • the maximum bit weight is assigned to the B and G pixels among the R, G, B pixels during the 1st sub-frame section
  • the maximum bit weight is assigned to the B and R pixels during the 2nd and 3rd sub-frames
  • the maximum bit weight is assigned to the B pixels during the 4th sub-frame section. Therefore, the common driving voltage ELVdd may be determined by the voltages of the pixels which are different in accordance with the respective sub-frames.
  • each sub-frame i.e., each of the 1st to 4th sub-frames
  • each sub-frame includes an address section (ads) where a weight is assigned to write brightness information about a light emitting cell in accordance with varied voltages and a light section (light) where an actual brightness is expressed using the brightness information written during the address section.
  • the weight is assigned to change the voltage with regard to the previous sub-frame, and Si shown in FIG. 1 is set up to Low so that the capacitors C1, C2, and C3 may be charged with electric charges of the changed voltage.
  • the light emitting cells OLED (R), OLED (G), and OLED (B) emit light with the electric charges charged in the capacitors C1, C2, and C3 during the address section.
  • each of the 1st to 4th sub-frames may further include a voltage build section (build) in addition to the address section (ads) and the light section (light).
  • build voltage build section
  • the weight is assigned during the voltage build section (build) so as to change the voltage and write the brightness information about the light emitting cell, the changed voltage is stabilized during the address section (ads), and the R, G, and B pixels emit light in accordance with the written brightness information during the light section (light).
  • the voltage is changed with respect to the previous sub-frame in accordance with the weight assignment.
  • Si shown in FIG. 1 is set up to Low so that the capacitors C1, C2, and C3 may be charged with electric charges of the changed voltages.
  • the light emitting cells OLED (R), OLED (G), and OLED (B) emit light with the electric charges charged in the capacitors C1, C2, and C3 during the address section.
  • FIGs. 8 and 9 show a conventional OLED display apparatus and an OLED display apparatus according to an exemplary embodiment for explaining variations in a level of electric current applied to an OLED display unit by increasing of a gray scale in the case where a driving bit number for an image signal is 8 bits.
  • an increasing direction of the gray scale is the same as an increasing direction of the current Ioled flowing in the display unit, and the current is constantly supplied without variation during one frame.
  • the level of the current supplied during one frame of FIG. 8 is equal to the level of the current supplied during the 1st sub-frame section in the exemplary embodiment of FIG. 9 .
  • an increasing direction of the gray scale is not the same as an increasing direction of the current Ioled flowing in the display unit.
  • one frame is divided into 8 sub-frames (i.e., the 1st to 8th sub-frames), and bit weight is assigned to each sub-frame so that the current level may be varied in accordance with the respective sub-frames.
  • a current level of the present sub-frame e.g., the 2nd sub-frame
  • the display unit 130 of the OLED display apparatus 100 is driven by a dynamic voltage and a frequency scaling (DVFS) method where a driving voltage is varied depending on currents determined in accordance with the respective sub-frames. Therefore, the increase of the current supplied to one frame becomes smaller than the increase of the gray scale. Accordingly, difference between the driving voltages ELVdd and V f is reduced in the OLED cells during each of the sub-frames as compared with that of the conventional OLED display apparatus as shown in FIG. 8 , thereby reducing the power consumed in each OLED cell during one frame.
  • DVFS dynamic voltage and a frequency scaling
  • the gain (i.e., the amplitude or level) of the current may be adjusted (e.g., scaling) in accordance with the respect sub-frames (i.e., 1st to 4th sub-frames or 1st to 8th sub-frames) so that the driving voltage may be supplied to the display unit 130. Therefore, the power consumption, in which the power corresponding to the maximum gray scale of a certain pixel (e.g., B) is supplied during one frame, is reduced as compared with that of the conventional OLED display apparatus, thereby preventing the temperature of the panel from increasing.
  • the power consumption in which the power corresponding to the maximum gray scale of a certain pixel (e.g., B) is supplied during one frame, is reduced as compared with that of the conventional OLED display apparatus, thereby preventing the temperature of the panel from increasing.
  • the voltage ELVdd supplied to each sub-frame is determined according to the gray scale of the pixel B, but not limited thereto.
  • the voltage supplied to each sub-frame may be determined according to the gray scale of the pixel R or G.
  • the above embodiment describes the OLED display apparatus includes the OLED cells corresponding to the R, G, and B pixels, but not limited thereto.
  • another OLED cell for example, a white pixel W may be added to the R, G, and B pixels.
  • the voltage supplied to each sub-frame may be determined according to the gray scale of a pixel among the R, G, B, and W pixels.
  • the controller 160 may readjust the voltage by adding a predetermined value ⁇ to the voltage level scaled by the bit weight assigned in accordance with the respective sub-frames.
  • the voltage selector 163 reads a voltage level corresponding to a current level, to which the bit weight is reflected in accordance with the gray scales, from the lookup table 151, and selects a voltage, which is re-adjusted by adding a predetermined value ⁇ to the read voltage level, to be supplied to each sub-frame.
  • the predetermined value ⁇ is previously determined as a value smaller than the level of the voltage supplied in accordance with the respective sub-frames as shown in FIGs. 6 and 7 , and stored in the lookup table 151.
  • the driving voltage is readjusted as above, thereby supplying a more stable driving voltage to the display unit 130.
  • the driving voltage is readjusted as above, thereby supplying a more stable driving voltage to the display unit 130.
  • the bit weight is assigned so that difference in voltage between the previous sub-frame and the current sub-frame may be minimized.
  • the highest weight is assigned during the most significant bit (MSB) section, i.e. the first bit, among the plurality of sub-frames
  • the lowest weight is assigned during the least significant bit (LSB) section, i.e. the last bit, among the plurality of sub-frames
  • the bit weight assigned to each sub-frame may be changed variously.
  • FIGs. 10 to 13 show variations in voltage applied to the display unit 130 in accordance with respective sub-frames for successive two frames.
  • FIGs. 11 and 13 show such variations according to an exemplary embodiment.
  • FIGs. 10 to 13 illustrate a 4-bit driving operation, in which each of two successive frames (e.g., a 1st frame (a) and a 2nd frame (b)) includes four sub-frames.
  • two successive frames i.e., the 1st frame (a) and the 2nd frame (b) may be driven by the most significant bit (MSB) method in which the highest weight is assigned to the most significant bit (MSB) section, i.e., the 1st sub-frames a1 and b1 to supply the highest voltage, and the lowest weight is assigned to the least significant bit (LSB) section, i.e., the 4th sub-frames a4 and b4 to supply the lowest voltage.
  • MSB most significant bit
  • the 1st frame (a) may be driven by the MSB method in which the highest weight is assigned to the MSB section, i.e., the 1st sub-frame a1 to supply the highest voltage and the lowest weight is assigned to the (LSB section, i.e., the 4th sub-frame a4 to supply the lowest voltage
  • the 2nd frame (b) may be driven by the LSB method in which the lowest weight is assigned to the MSB section, i.e., the 1st sub-frame bi to supply the lowest voltage and the highest weight is assigned to the LSB section, i.e., the 4th sub-frame b4 to supply the highest voltage.
  • the same weight is assigned to each of the R, G, and B pixels in the last sub-frame a4 of the 1st frame (a) and the 1st sub-frame bi of the second frame (b).
  • the same voltage is supplied to the successive sub-frames a4 and bi, there is no need of changing the voltage even though the sub-frame section is changed from a4 to bi. Therefore, the number of changes for the voltage due to the change between the sub-frame sections is reduced, thereby a control load for power supply in the controller 160 is decreased.
  • FIG. 11 illustrates that the voltage is varied depending on the sub-frames by alternating between the MSB method and the LSB method to drive two successive frames, but not limited thereto.
  • a method of minimizing the number of change for voltage may be applied to three or more successive frames.
  • the sub-frames included in four successive frames may be driven by the MSB, LSB, MSB, and LSB methods in sequence.
  • four successive frames may be driven by the MSB, LSB, LSB and MSB methods in sequence, or the LSB, MSB, MSB and LSB methods in sequence.
  • FIGs. 10 and 11 are applicable to the examples including the additional build section (build) as shown in FIGs. 12 and 13 .
  • two frames i.e., the 1st frame (a) and the 2nd frame (b) may be driven by the MSB method where the highest weight is applied to the most significant bit (MSB) section, i.e., the 1st sub-frames a1 and b1 to supply the highest voltage, and the lowest weight is applied to the lowest significant bit section (LSB), i.e., the 4th sub-frames a4 and b4 to supply the lowest voltage.
  • MSB most significant bit
  • LSB lowest significant bit section
  • the 1st frame (a) may be driven by the MSB method in which the highest weight is assigned to the most significant bit (MSB) section, i.e., the 1st sub-frame a1 to supply the highest voltage and the lowest weight is assigned to the least significant bit (LSB) section, i.e., the 4th sub-frame a4 to supply the lowest voltage, but the 2nd frame (b) may be driven by the LSB method in which the lowest weight is assigned to the most significant bit (MSB) section, i.e., the 1st sub-frame bi to supply the voltage even though the sub-frame section is moved from a4 to bi.
  • MSB most significant bit
  • LSB least significant bit
  • FIG. 14 is a flowchart showing the control method of the display apparatus 100 according to an exemplary embodiment.
  • the OLED display apparatus 100 divides a frame of an image signal into a plurality of sub-frames in accordance with a plurality of pixels R, G, and B including OLED (S301).
  • the number of sub-frames included in one frame corresponds to the number of driving bits for the image signal to be processed by the display apparatus 100. For example, in the case of a 4-bit driving operation, one frame is divided into four sub-frames, and in the case of a 8-bit driving operation, one frame is divided into eight sub-frames.
  • the controller 160 assigns the bit weight to the divided sub-frames (S303).
  • the bit weight may be determined in accordance with the gray scales of the pixel for the corresponding frame.
  • the controller 160 may assign the highest bit weight during the most significant bit section of the sub-frame, and assign the lowest bit weight during the least significant bit section of the sub-frame.
  • the controller 160 may assign the bit weight so that the difference in voltage between the previous sub-frame and the current sub-frame may be minimized. For instance, half a weight assigned to the previous bit may be assigned to the present bit.
  • the controller 160 may assign the highest bit weight to the least significant bit section of the sub-frame, and assign the lowest bit weight to the most significant bit section of the sub-frame.
  • the bit weight may be assigned so that the number of change for voltage of the current sub-frame with respect to the previous sub-frame is minimized. For instance, twice as high as a weight assigned to the previous may be assigned to the present bit.
  • the controller 160 may control the power supply 140 so that the voltages supplied corresponding to the sub-frames may be changed in accordance with the bit weights (S305).
  • the controller 160 may determine the voltage levels referring to the lookup table 151 in the storage unit 150 in accordance with respective R, G, and B pixels, and adjust the voltage so that the maximum voltage (i.e., the voltage of the pixel to which the highest bit weight is assigned) may be supplied during the corresponding sub-frame section.
  • the controller 160 readjust the voltage by adding a predetermined setup value ⁇ to the level of the voltage adjusted in the operation S305.
  • the controller 160 receives the adjusted voltage in accordance with the sub-frames, and controls the display unit 130 to display an image based on the image signal (S307).
  • the OLED display apparatus is achieved by an active matrix (AM) OLED display apparatus, but not limited thereto.
  • the exemplary embodiment is achieved by a passive matrix (PM) method.
  • the display apparatus 100 with the display unit 130 including an organic light emitting diode (OLED) performs gain control in accordance with respective sub-frames, thereby changing of a driving voltage and power consumption of the display apparatus may be reduced.
  • OLED organic light emitting diode
  • the exemplary embodiments may be written as computer programs and may be implemented in general-use digital computers that execute the programs using a computer readable recording medium.
  • the computer readable recording medium include magnetic storage media (e.g., ROM, floppy disks, hard disks, etc.) and optical recording media (e.g., CD-ROMs, or DVDs).
  • the exemplary embodiments may be written as computer programs transmitted over a computer-readable transmission medium, such as a carrier wave, and received and implemented in general-use digital computers that execute the programs.
  • one or more units of the apparatus can include a processor or microprocessor executing a computer program stored in a computer-readable medium, such as a local storage.

Landscapes

  • Engineering & Computer Science (AREA)
  • Physics & Mathematics (AREA)
  • Computer Hardware Design (AREA)
  • General Physics & Mathematics (AREA)
  • Theoretical Computer Science (AREA)
  • Control Of Indicators Other Than Cathode Ray Tubes (AREA)
  • Control Of El Displays (AREA)
  • Electroluminescent Light Sources (AREA)

Description

  • Apparatuses and methods consistent with the exemplary embodiments relate to a display apparatus and a control method thereof, and more particularly, to a display apparatus provided with a display unit using an organic light emitting diode (OLED) and a control method thereof.
  • Generally, application fields of a display apparatus using an organic light emitting diode (OLED), that is an organic electroluminescence display apparatus, have recently been expanded from a lightweight and small mobile display apparatus to a large-sized display apparatus.
  • An OLED display apparatus uses an OLED, i.e., a self-emissive device that can emit light by itself and therefore does not need a separate backlight unit for providing light in a rear of a liquid crystal display (LCD) panel Accordingly, the OLED display apparatus advantageously becomes thinner as much as the backlight unit is not used.
  • Typically, the OLED display apparatus has a configuration in which R, G and B OLEDs are arranged between a single source voltage ELVDD provided from a power supplying terminal and a ground voltage ELVSS of the power ground terminal and a switching device such as a field effect transistor (FET) is connected between each OLED and the source voltage.
  • WO98/33165 discloses a driving method for a display device, in which the display comprises an organic EL element, including dividing a frame into a plurality of sub-frames and varying the voltage applied to each sub-frame to provide a different luminance for each sub-frame in the frame.
  • FIG. 1 is a circuit diagram for supplying power to an OLED display apparatus, and FIG. 2 is a view for explaining a conventional driving operation in the circuit diagram of FIG. 1.
  • As shown in FIG. 1, the OLED display apparatus includes light emitting cells (OLED (R), OLED (G) and OLED (B)) respectively corresponding to red, green, and blue (or red, green, blue, and white), and a plurality of transistors (e.g., a thin film transistor (TFT)). The OLED display apparatus is classified into a Passive Matrix Organic Light-Emitting Diode (PM-OLED) and an Active Matrix Organic Light-Emitting Diode (AM-OLED) in accordance with driving methods. In the AM-OLED display apparatus, a driving operation is divided into an address section (ads) for writing brightness information about the light emitting cell and a light section (light) for displaying actual brightness based on information written during the address section (ads).
  • Referring to FIG. 1, S1 is set to Low during the address section (ads) so that capacitors C1, C2, and C3 are charged with electric charges corresponding to brightness, and the light emitting cells (OLED (R), OLED (G) and OLED (B)) emit light during the light section (light) by the electric charges charged in the capacitors C1, C2, and C3 during the address section (ads).
  • Here, each of the RGB light emitting cells uses ELVDD as a common driving voltage, in which a forward current If corresponding to setup brightness flows during the light section (light), and a forward voltage drop Vf occurs between both ends of each RGB light emitting cells, as shown in FIG. 2.
  • Due to the forward current and the forward voltage drop, a voltage corresponding to (ELVDD - Vf) is applied to both ends of each of the switches (M1, M3, and M5), and power loss corresponding to (ELVDD - Vf) x If occurs in the switches (M1, M3, and M5). The power loss is converted into heat, and a temperature of the panel is increased, thereby a waste of power consumption is increased.
  • Here, the forward voltage drop Vf is a function of the forward current If flowing in the RGB light emitting cells, and the brightness of each of the RGB light emitting cells is also a function of the forward current If. Therefore, the power loss is affected by the setup brightness of the respective RGB light emitting cells. Each of the RGB light emitting cells has different characteristic of the forward voltage drop Vf. Generally, it is in an order of B, G and R, and thus ELVDD is determined with respect to the B OLED cell having the highest Vf. Accordingly, as shown in FIG. 2, more power loss occurs in the G and R OLED cells rather than the brightest B OLED cell.
  • Also, a conventional OLED display apparatus is driven in the state that the common driving voltage ELVdd is fixed to the maximum grayscale of a certain pixel (e.g., 15gs of the B pixel shown in FIG. 2) regardless of an input image. Therefore, as shown in FIG. 2, if a setup brightness of a cell is decreased, the power loss is gradually increased.
  • Accordingly, in the conventional OLED display apparatus using the common driving voltage ELVdd, there is a need of minimizing the power loss occurring in accordance with the characteristics of the respective light emitting cells.
  • According to an aspect of the invention, there is provided a display apparatus as set out in claim 1. According to another aspect of the invention, there is provided a control method of a display apparatus as set out in claim 9. Optional features are set out in the dependent claims.
  • The above and/or other aspects will become apparent and more readily appreciated from the following description of exemplary embodiments, taken in conjunction with the accompanying drawings, in which:
    • FIG. 1 is a circuit diagram illustrating a power supply in an OLED display apparatus;
    • FIG. 2 is a view for explaining a conventional driving operation in the circuit diagram of FIG. 1;
    • FIG. 3 is a block diagram showing a configuration of a display apparatus according to an exemplary embodiment;
    • FIG. 4 is a view showing a detailed configuration of a controller according to an exemplary embodiment;
    • FIG. 5 is a view showing sequential operations of the controller of FIG. 4;
    • FIGs. 6 and 7 are views illustrating exemplary embodiments that a voltage supplied to the display unit during one frame section is adjusted according to an exemplary embodiment;
    • FIGs. 8 and 9 show a conventional OLED display apparatus and an OLED display apparatus according to an exemplary embodiment for explaining variations in a level of electric current applied to an OLED display unit by increasing of a gray scale in the case where a driving bit number for an image signal is 8 bits;
    • FIGs. 10 and 12 show variations in voltage applied to the display unit in accordance with respective sub-frames for successive two frames according to an example;
    • FIGs. 11 and 13 show variations in voltage applied to the display unit in accordance with respective sub-frames for successive two frames according to an exemplary embodiment; and
    • FIG. 14 is a flowchart showing a control method of the display apparatus according to an exemplary embodiment.
  • Below, exemplary embodiments will be described in detail with reference to the accompanying drawings.
  • The exemplary embodiments described herein, such as a detailed construction and elements thereof, are provided to assist in a comprehensive understanding of this description. Thus, it would be appreciated by those of skill in the art that changes may be made to these embodiments without departing from the appended claims. Also, well-known functions or constructions are omitted to provide
  • The adjusting the voltage may include supplying a voltage of a pixel to which the highest bit weight is assigned among the plurality of pixels as a common voltage during a sub-frame section of the plurality of pixels.
  • The assigning the bit weight may include assigning the bit weight so that the sub-frame has a maximum voltage in a most significant bit section of the sub-frame and a minimum voltage in a least significant bit section of the sub-frame.
  • The assigning the bit weight may include assigning the bit weight so that a voltage of the sub-frame corresponds to half a voltage of a previous sub-frame.
  • The assigning the bit weight may include assigning the bit weight so that the sub-frame has a maximum voltage in a least significant bit section of the sub-frame and a minimum voltage in a most significant bit section of the sub-frame.
  • The assigning the bit weight may include assigning the bit weight so that the number of changes for a voltage of the sub-frame with respect to a voltage of a previous sub-frame is minimized.
  • The assigning the bit weight may include assigning the bit weight so that a difference in voltage between a previous sub-frame and the sub-frame is minimized.
  • The sub-frame may include an address section where a voltage is changed and a light section where a pixel emits light.
  • The sub-frame may include a voltage build section where a voltage is changed, an address section where the changed voltage is stabilized, and a light section where a pixel emits light.
  • The method may further include readjusting voltage by adding a predetermined setup value to a level of the adjusted voltage.
  • According to an aspect of another exemplary embodiment, there is provided a circuit for a display apparatus having a plurality of pixels, the circuit comprising: an image processor which processes an image signal in accordance with the plurality of pixels; and a controller which divides a frame of the image signal into a plurality of sub-frames, assigns bit weights to each of the divided sub-frames, and supplies a voltage which is adjusted by the assigned bit weights in accordance with the sub-frames to the display apparatus.
  • The above and/or other aspects will become apparent and more readily appreciated from the following description of exemplary embodiments, taken in conjunction with the accompanying drawings, in which:
    • FIG. 1 is a circuit diagram illustrating a power supply in an OLED display apparatus;
    • FIG. 2 is a view for explaining a conventional driving operation in the circuit diagram of FIG. 1;
    • FIG. 3 is a block diagram showing a configuration of a display apparatus according to an exemplary embodiment;
    • FIG. 4 is a view showing a detailed configuration of a controller according to an exemplary embodiment;
    • FIG. 5 is a view showing sequential operations of the controller of FIG. 4;
    • FIGs. 6 and 7 are views illustrating exemplary embodiments that a voltage supplied to the display unit during one frame section is adjusted according to an exemplary embodiment;
    • FIGs. 8 and 9 show a conventional OLED display apparatus and an OLED display apparatus according to an exemplary embodiment for explaining variations in a level of electric current applied to an OLED display unit by increasing of a gray scale in the case where a driving bit number for an image signal is 8 bits;
    • FIGs. 10 to 13 show variations in voltage applied to the display unit in accordance with respective sub-frames for successive two frames according to an exemplary embodiment; and
    • FIG. 14 is a flowchart showing a control method of the display apparatus according to an exemplary embodiment.
  • Below, exemplary embodiments will be described in detail with reference to the accompanying drawings.
  • The exemplary embodiments described herein, such as a detailed construction and elements thereof, are provided to assist in a comprehensive understanding of this description. Thus, it would be appreciated by those of skill in the art that changes may be made to these embodiments without departing from the appended claims. Also, well-known functions or constructions are omitted to provide a clear and concise description of exemplary embodiments. Further, dimensions of various elements in the accompanying drawings may be arbitrarily increased or decreased for assisting in a comprehensive understanding.
  • FIG. 3 is a block diagram showing a configuration of a display apparatus 100 according to an exemplary embodiment.
  • As shown in FIG. 3, the display apparatus 100 processes an image signal, i.e., a video signal, provided form an external image source (not shown) in accordance with a preset imaging process, and displays the processed image signal as an image.
  • While not restricted thereto, the display apparatus 100 in this embodiment is achieved by a television (TV) which processes a broadcasting image based on a broadcasting signal/ information/ data received from a broadcasting station. The display apparatus 100 may be realized as various types of display apparatuses including a monitor, a personal computer (PC), a projection television, a tablet PC, a mobile phone, etc.
  • Also, the type of image displayable in the display apparatus 100 is not limited to the broadcasting image. For example, the display apparatus 100 may perform processes for an image such as a moving picture, a still picture, an application based on a signal/data received from various image sources, an on-screen display (OSD), a graphic user interface (GUI) for various operation controls, etc.
  • According to an exemplary embodiment, the display apparatus 100 may be achieved by a smart TV which is capable of receiving and displaying a broadcasting signal in real time, and has a web browser function for enabling searching and consumption for various contents through Internet simultaneously with displaying of a broadcasting signal in real time. Also, the smart TV includes an open software platform and is thus capable of providing interactive service to a user. Therefore, the smart TV may provide a user with various contents, for example, an application for offering a predetermined service through the open software platform. The application is an application program that may provide various kinds of services, such as a social network service (SNS), finance, news, weather, map, music, movie, game, electric book, etc.
  • As shown in FIG. 3, the display apparatus 100 includes an image receiver 110 for receiving an image signal, an image processor 120 for processing the image signal received in the image receiver 110, a display unit 130 for displaying an image based on the image signal processed by the image processor 120, a power supply 140 for supplying power to respective components of the display apparatus 100, a storage unit 150 for storing various data/information therein, and a controller 160 for controlling general operations of the display apparatus 100.
  • The image receiver 110 receives an image signal and transmits the image signal to the image processor 120. For example, the image receiver 110 may receive a radio frequency (RF) signal in a wireless manner transmitted from a broadcasting station (not shown), or receives image signals in a wired manner according to standards such as composite image, component image, super image, Syndicat des Constructeurs d'Appareils Radiorécepteurs et Téléviseurs (SCART), high definition multimedia interface (HDMI), etc. If the image signal is the broadcasting signal, the image receiver 110 includes a tuner to tune the broadcasting signal by channel.
  • The image signal may be received from an external device, e.g., a personal computer (PC), an audio/image (AV) device, a smart phone, a smart pad, etc. The image signal may be data received through a network such as the Internet. In this case, the display apparatus 100 may further include a network communication unit (not shown) to perform a communication through the network. Alternatively, the image signal may be data stored in the storage unit 150, e.g., a flash memory, a hard disk drive (HDD), etc.
  • The storage unit 150 may be provided inside or outside the display apparatus 100. If the storage unit 150 is provided outside the display apparatus 100, a connector (not shown) may be provided to connect with the storage unit 150.
  • The image processor 120 performs various image processing operations previously set with respect to the image signal, and outputs the processed image signal to the display unit 130.
  • The image processing operations of the image processor 120 may include, but are not limited thereto, a decoding operation, a de-interlacing operation, a frame refresh rate conversion, a scaling operation, a noise reduction operation for improving an image quality, a detail enhancement operation, a line scanning operation, etc.. The image processer 120 may be achieved by individual groups which independently perform the foregoing operations, or by a system on chip (SOC) which performs integrated.
  • The image processor 120 processes an image signal to be displayed in accordance with a plurality of pixels on the display unit 130 (to be described later).
  • The display unit 130 displays an image based on the image signal processed by the image processor 120. The display unit 130 in this embodiment may be achieved by a display apparatus using an organic light emitting diode (OLED), that is, an organic electroluminescence display.
  • A display panel (not shown) of the display unit 130 includes a plurality of pixels arranged in the form of a matrix having rows and columns. As shown in FIG. 1, the plurality of pixels may include light emitting cells (OLED (R), OLED (G), OLED (B)) made of an OLED, and a cell driver for independently driving each light emitting cell.
  • The power supply 140 supplies power to the display panel of the display unit 130 in response to a control signal from the controller 160 (to be described later). The power supply 140 is provided separately from the display unit 130, but there is no limit to the power supply of this embodiment. Alternatively, the power supply may be incorporated into the display unit 130.
  • The storage unit 150 stores data under control of the controller 160. For example, the data stored in the storage unit 150 may include not only an operating system for operating the display apparatus 100 but also various applications executable in the operating system, image data, additional data, etc.
  • The storage unit 150 may further store a lookup table (LUT) 151 where a current or voltage level corresponding to a bit weight assigned in accordance with gray scales of a pixel is set up. The controller 160 reads the current or voltage level corresponding to the bit weight assigned to the gray scale of each pixel based on the image signal from the lookup table 151, and controls the power supply 140 to supply electric power corresponding to the read current or voltage level to the display unit 130.
  • The storage unit 150 is accessed by the controller 160, and reading/recording/modifying/deleting/updating of the data is performed in the storage unit 150 by the controller 160. The storage unit 150 is achieved by a flash memory, a hard disk drive (HDD), or the like nonvolatile storage medium.
  • The controller 160 performs control operations about various configurations of the display apparatus 100. For example, the controller 160 controls the image processing performed by the image processor 120 to proceed, and performs a control operation corresponding to a command from a remote controller, thereby controlling general operations of the display apparatus 100.
  • For example, the controller 160 may be achieved by combination of firmware/software in a central processing unit.
  • The image processor 120 according to an exemplary embodiment is controlled by the controller 160 to refresh and process an image signal per frame.
  • The controller 160 divides one frame into a plurality of sub-frames (hereinafter, also referred to as sub-fields), i.e., by a time basis with regard to the image signal corresponding to a frame provided in accordance with a plurality of pixels. Here, the number of sub-frames per frame may correspond to the number of driving bits of the image signal. That is, in order to display an image of n bits, one frame is divided into n sub-frames. For example, if the number of driving bits is 4 bits or 8 bits, the number of sub-frames per frame is four or eight.
  • The controller 160 assigns a predetermined bit weight to each of the divided sub-frames, and controls the power supply 140 to adjust the voltage supplied to the display unit 130 by the assigned bit weight in accordance with the respective sub-frame sections.
  • FIG. 4 is a view showing a detailed configuration of the controller 160 according to an exemplary embodiment, and FIG. 5 is a view showing sequential operations of the controller 160 of FIG. 4.
  • As shown in FIG. 4, the controller 160 includes a bit weight assign controller 161, a sub-frame controller 162, a voltage selector 163, a voltage controller 164, and a data controller 165.
  • The bit weight assign controller 161 assigns a bit weight to each sub-frame. Here, the bit weight may be determined based on gray scales of a pixel of a corresponding sub-frame.
  • As shown in FIGs. 4 and 5, the controller 160 receives input image signals Ri, Gi, Bi from an image source (operation 201). Here, each of the Ri, Gi and Bi corresponds to current levels of a red pixel, a green pixel, and a blue pixel of the image signal.
  • The bit weight assign controller 161 assigns a predetermined bit weight to the received image signal, and assigns current levels R(n)∼R(1), G(n)∼G(1), and B(n)∼B(1) each of which corresponds to sub-frames of R, G and B pixels (operation 202). Here, n∼1 refer to sub-frame numbers, which are increased or decreased in sequence of the 1st sub-frame (at n=n), the 2nd sub-frame (at n=n-1), ..., and the nth sub-frame (at n=o). Also, gr(n)∼gr(1) refer to current gains of red pixels corresponding to sub-frames, gg(n)∼gg(1) refer to current gains of green pixels corresponding to sub-frames, and gb(n)∼gb(1) refer to current gains of blue pixels corresponding to sub-frames, which are used as weights assigned to R, G, and B pixels in accordance with the sub-frames.
  • Referring to FIG. 5, in the 1st sub-frame section, the bit weight assign controller 161 operates R(n), G(n), and B(n) obtained by assigning gr(n), gg(n), gb(n) as the bit weights to the R, G, and B pixels, respectively. The sub-frame controller 162 determines R(n), G(n), and B(n) as values to which the bit weight is assigned with regard to the image signal of the 1st sub-frame. The current levels, to which the bit weights are assigned in accordance with the respective pixels, are transmitted to the voltage selector 163 through the sub-frame controller 162.
  • The voltage selector 163 determines a voltage ELVdd supplied during the 1st sub-frame section, referring to the lookup table 151 with respect to the current levels R(n), G(n) and B(n), to which the bit weights are assigned (operation 203). Here, ELVdd is a driving voltage supplied in common to the OLED cells during the 1st sub-frame section.
  • That is, the maximum voltage V(Max(R(n),G(n),B(n))) among the voltages stored in the lookup table 151 may be selected as ELVdd. Therefore, the voltage corresponding to the pixel to which the highest bit weight is assigned among the R, G and B pixels may be supplied during the sub-frame section. Taking this into account, the bit weight assign controller 161 may assign the bit weight to get the minimum difference in voltage between the previous sub-frame and the current sub-frame.
  • The voltage controller 164 performs voltage scaling to adjust the driving voltage with the maximum voltage (ELVdd=Adj(Max(ELVdd))) determined as above (operation 204), and controls the power supplier 140 to supply the adjusted voltage to the display unit 130, and thus the OLED may be operated during t the 1st sub-frame section (operation 205).
  • Meanwhile, the sub-frame controller 162 transmits an image signal corresponding to the 1st sub-frame to the data controller 165, and the data controller 165 controls the image processor 120 and the display unit 130 to display an image corresponding to the image signal during the 1st sub-frame section.
  • Further, the operations 202 to 205 are performed at the next sub-frame, i.e., the 2nd sub-frame section (n=n-1) (operation 206).
  • For example, in 2nd sub-frame section, the bit weight assign controller 161 operates R(n-1), G(n-1), and B(n-1) obtained by assigning gr(n-1), gg(n-1), and gb(n-1) as the bit weights to the R, G, and B pixels, respectively. The sub-frame controller 162 determines R(n-1), G(n-1), and B(n-1) as values to which the bit weight is assigned with regard to the image signal of the 2nd sub-frame. The current levels, to which the bit weights are assigned in accordance with the respective pixels, are transmitted to the voltage selector 163 through the sub-frame controller 162.
  • The voltage selector 163 determines a voltage ELVdd supplied during the 2nd sub-frame section, referring to the lookup table 151 with respect to the current levels of R(n-1), G(n-1), and B(n-1), to which the bit weights are assigned (operation 203). Here, ELVdd is a driving voltage supplied in common to the OLED cells during the 2nd sub-frame section. That is, the maximum voltage V(Max(R(n-1),G(n-1),B(n-1))) among the voltages stored in the lookup table 151 may be selected as ELVdd. Therefore, the voltage corresponding to the pixel to which the highest bit weight is assigned among the R, G and B pixels may be supplied during the sub-frame section.
  • The voltage controller 164 performs voltage scaling to adjust the driving voltage with the maximum voltage (ELVdd=Adj(Max(ELVdd))) determined as above (operation 204), and controls the power supply 140 to supply the adjusted voltage to the display unit 130, and thus the OLED may be operated during the 2nd sub-frame section (operation 205).
  • The voltage variations and control operations 202 to 205 are sequentially performed up to the last sub-frame, i.e., until n=o (operation 206).
  • Meanwhile, in the exemplary embodiment shown in FIGs. 4 and 5, the current levels are operated by assigning bit weights to the respective sub-frames, and the voltage levels corresponding to the operated current levels are determined referring to the lookup table in accordance with the respective sub-frames, but not limited thereto.
  • Alternatively, the bit weights may be assigned in accordance with the respective sub-frames, the lookup table may be used to determine the voltage levels corresponding to the assigned bit weight, and the voltages supplied to the respective sub-frames may undergo scaling in accordance with the determined voltage levels. Further, the bit weights may be assigned in accordance with the respective sub-frames, the lookup table may be used to determine the current levels corresponding to the assigned bit weights, and the voltages corresponding to the relevant currents may undergo the scaling in accordance with the respective sub-frames.
  • Below, an exemplary embodiment where the bit weights are assigned in accordance with the respective sub-frames will be described with reference to FIGs. 6 to 13. FIGs. 6 and 7 show exemplary embodiments where a voltage supplied to the display unit during one frame section is adjusted. In FIGs. 6 and 7, 4 bits operations are illustrated by way of an example, in which four sub-frames (or four sub-fields) constitute one frame.
  • As shown in FIG. 6, if each of B, G, and R represents gray scales of 15gs, 8gs, and 6gs, respectively, during a corresponding frame (i.e., 1 frame), the bit weight assign controller 161 may assign a predetermined bit weights to each of the 1st to 4th sub-frames so that the B OLED may emit light during all the sub-frame sections (gb(4) ∼gb(1)). Here, the bit weight assign controller 161 may assign the bit weight so that a current level of a present bit (e.g., the 2nd sub_frame) may be determined to correspond to half a current level of a previous bit(e.g., the 1st sub_frame). That is, if B represents a gray scale of 15gs, corresponding weights of 8gs, 4gs, 2gs, and 1gs may be assigned to the 1st to 4th sub-frames, respectively.
  • Also, the bit weight assign controller 161 may assign a bit weight of 8gs to the 1st sub-frame so that the G OLED may emit light during the 1st sub-frame section, i.e., the most significant bit (MSB) section (gg(4)-gg(1)). Similarly, the bit weight assign controller 161 may assign bit weights of 4gs and 2gs to the 2nd and 3rd sub-frames, respectively, so that the R OLED may emit light during the 2nd and 3rd sub-frames (gr(4)-gr(1)).
  • Here, in the embodiment of FIG. 6, it will be appreciated that the maximum bit weight is assigned to the B and G pixels among the R, G, B pixels during the 1st sub-frame section, the maximum bit weight is assigned to the B and R pixels during the 2nd and 3rd sub-frames, and the maximum bit weight is assigned to the B pixels during the 4th sub-frame section. Therefore, the common driving voltage ELVdd may be determined by the voltages of the pixels which are different in accordance with the respective sub-frames.
  • As shown in FIG. 6, each sub-frame (i.e., each of the 1st to 4th sub-frames) includes an address section (ads) where a weight is assigned to write brightness information about a light emitting cell in accordance with varied voltages and a light section (light) where an actual brightness is expressed using the brightness information written during the address section.
  • Specifically, during each address section (ads) of the 1st to 4th sub-frames, the weight is assigned to change the voltage with regard to the previous sub-frame, and Si shown in FIG. 1 is set up to Low so that the capacitors C1, C2, and C3 may be charged with electric charges of the changed voltage. Thus, during each light section (light) of the 1st to 4th sub-frames, the light emitting cells OLED (R), OLED (G), and OLED (B) emit light with the electric charges charged in the capacitors C1, C2, and C3 during the address section.
  • Referring to FIG. 7, each of the 1st to 4th sub-frames may further include a voltage build section (build) in addition to the address section (ads) and the light section (light).
  • In each sub-frame according to this exemplary embodiment, the weight is assigned during the voltage build section (build) so as to change the voltage and write the brightness information about the light emitting cell, the changed voltage is stabilized during the address section (ads), and the R, G, and B pixels emit light in accordance with the written brightness information during the light section (light).
  • Specifically, during each voltage build section (build) of the 1st to 4th sub-frames, the voltage is changed with respect to the previous sub-frame in accordance with the weight assignment. During the address section (ads), Si shown in FIG. 1 is set up to Low so that the capacitors C1, C2, and C3 may be charged with electric charges of the changed voltages. During each light section (light) of the 1st to 4th sub-frames, the light emitting cells OLED (R), OLED (G), and OLED (B) emit light with the electric charges charged in the capacitors C1, C2, and C3 during the address section.
  • FIGs. 8 and 9 show a conventional OLED display apparatus and an OLED display apparatus according to an exemplary embodiment for explaining variations in a level of electric current applied to an OLED display unit by increasing of a gray scale in the case where a driving bit number for an image signal is 8 bits.
  • As shown in FIG. 8, in the conventional OLED display apparatus, an increasing direction of the gray scale is the same as an increasing direction of the current Ioled flowing in the display unit, and the current is constantly supplied without variation during one frame. Here, the level of the current supplied during one frame of FIG. 8 is equal to the level of the current supplied during the 1st sub-frame section in the exemplary embodiment of FIG. 9.
  • Referring to FIG. 9, in the OLED display apparatus 100 according to an exemplary embodiment, an increasing direction of the gray scale is not the same as an increasing direction of the current Ioled flowing in the display unit.
  • Specifically, in the case of 8-bit driving operation, one frame is divided into 8 sub-frames (i.e., the 1st to 8th sub-frames), and bit weight is assigned to each sub-frame so that the current level may be varied in accordance with the respective sub-frames. For example, a current level of the present sub-frame (e.g., the 2nd sub-frame) may be determined to correspond to half a current level of the previous sub-frame (e.g., the 1st sub-frame).
  • The display unit 130 of the OLED display apparatus 100 according to this exemplary embodiment is driven by a dynamic voltage and a frequency scaling (DVFS) method where a driving voltage is varied depending on currents determined in accordance with the respective sub-frames. Therefore, the increase of the current supplied to one frame becomes smaller than the increase of the gray scale. Accordingly, difference between the driving voltages ELVdd and Vf is reduced in the OLED cells during each of the sub-frames as compared with that of the conventional OLED display apparatus as shown in FIG. 8, thereby reducing the power consumed in each OLED cell during one frame.
  • In the display apparatus 100 according to an exemplary embodiment, the gain (i.e., the amplitude or level) of the current may be adjusted (e.g., scaling) in accordance with the respect sub-frames (i.e., 1st to 4th sub-frames or 1st to 8th sub-frames) so that the driving voltage may be supplied to the display unit 130. Therefore, the power consumption, in which the power corresponding to the maximum gray scale of a certain pixel (e.g., B) is supplied during one frame, is reduced as compared with that of the conventional OLED display apparatus, thereby preventing the temperature of the panel from increasing.
  • In the foregoing embodiment, the voltage ELVdd supplied to each sub-frame is determined according to the gray scale of the pixel B, but not limited thereto.
  • Alternatively, the voltage supplied to each sub-frame may be determined according to the gray scale of the pixel R or G. Also, the above embodiment describes the OLED display apparatus includes the OLED cells corresponding to the R, G, and B pixels, but not limited thereto. Alternatively, another OLED cell, for example, a white pixel W may be added to the R, G, and B pixels. In this case, the voltage supplied to each sub-frame may be determined according to the gray scale of a pixel among the R, G, B, and W pixels.
  • Meanwhile, the controller 160 may readjust the voltage by adding a predetermined value α to the voltage level scaled by the bit weight assigned in accordance with the respective sub-frames. For example, the voltage selector 163 reads a voltage level corresponding to a current level, to which the bit weight is reflected in accordance with the gray scales, from the lookup table 151, and selects a voltage, which is re-adjusted by adding a predetermined value α to the read voltage level, to be supplied to each sub-frame. Here, the predetermined value α is previously determined as a value smaller than the level of the voltage supplied in accordance with the respective sub-frames as shown in FIGs. 6 and 7, and stored in the lookup table 151. The driving voltage is readjusted as above, thereby supplying a more stable driving voltage to the display unit 130.
  • than the level of the voltage supplied in accordance with the respective sub-frames as shown in FIGs. 6 and 7, and stored in the lookup table 151. The driving voltage is readjusted as above, thereby supplying a more stable driving voltage to the display unit 130.
  • In this embodiment, the bit weight is assigned so that difference in voltage between the previous sub-frame and the current sub-frame may be minimized. For example, in the embodiments shown in FIGs. 6, 7 and 9, the highest weight is assigned during the most significant bit (MSB) section, i.e. the first bit, among the plurality of sub-frames, the lowest weight is assigned during the least significant bit (LSB) section, i.e. the last bit, among the plurality of sub-frames, and the bit weight is assigned so that the current level of the present bit corresponds to half the current level of the previous bit, but not limited thereto. Alternatively, the bit weight assigned to each sub-frame may be changed variously.
  • Below, various examples of assigning the weight to each sub-frame will be described with reference to FIGs. 10 to 13.
  • FIGs. 10 to 13 show variations in voltage applied to the display unit 130 in accordance with respective sub-frames for successive two frames. FIGs. 11 and 13 show such variations according to an exemplary embodiment. FIGs. 10 to 13 illustrate a 4-bit driving operation, in which each of two successive frames (e.g., a 1st frame (a) and a 2nd frame (b)) includes four sub-frames.
  • Referring to FIG. 10, two successive frames, i.e., the 1st frame (a) and the 2nd frame (b), may be driven by the most significant bit (MSB) method in which the highest weight is assigned to the most significant bit (MSB) section, i.e., the 1st sub-frames a1 and b1 to supply the highest voltage, and the lowest weight is assigned to the least significant bit (LSB) section, i.e., the 4th sub-frames a4 and b4 to supply the lowest voltage.
  • Referring to FIG. 11, the 1st frame (a) may be driven by the MSB method in which the highest weight is assigned to the MSB section, i.e., the 1st sub-frame a1 to supply the highest voltage and the lowest weight is assigned to the (LSB section, i.e., the 4th sub-frame a4 to supply the lowest voltage, but the 2nd frame (b) may be driven by the LSB method in which the lowest weight is assigned to the MSB section, i.e., the 1st sub-frame bi to supply the lowest voltage and the highest weight is assigned to the LSB section, i.e., the 4th sub-frame b4 to supply the highest voltage.
  • In the embodiment of FIG. 11, the same weight is assigned to each of the R, G, and B pixels in the last sub-frame a4 of the 1st frame (a) and the 1st sub-frame bi of the second frame (b). Thus, since the same voltage is supplied to the successive sub-frames a4 and bi, there is no need of changing the voltage even though the sub-frame section is changed from a4 to bi. Therefore, the number of changes for the voltage due to the change between the sub-frame sections is reduced, thereby a control load for power supply in the controller 160 is decreased.
  • The embodiment of FIG. 11 illustrates that the voltage is varied depending on the sub-frames by alternating between the MSB method and the LSB method to drive two successive frames, but not limited thereto. Alternatively, a method of minimizing the number of change for voltage may be applied to three or more successive frames. For example, the sub-frames included in four successive frames may be driven by the MSB, LSB, MSB, and LSB methods in sequence. Alternatively, four successive frames may be driven by the MSB, LSB, LSB and MSB methods in sequence, or the LSB, MSB, MSB and LSB methods in sequence.
  • The sequential driving methods shown in FIGs. 10 and 11 are applicable to the examples including the additional build section (build) as shown in FIGs. 12 and 13.
  • Referring to FIG. 12, two frames, i.e., the 1st frame (a) and the 2nd frame (b), may be driven by the MSB method where the highest weight is applied to the most significant bit (MSB) section, i.e., the 1st sub-frames a1 and b1 to supply the highest voltage, and the lowest weight is applied to the lowest significant bit section (LSB), i.e., the 4th sub-frames a4 and b4 to supply the lowest voltage.
  • Referring to FIG. 13, the 1st frame (a) may be driven by the MSB method in which the highest weight is assigned to the most significant bit (MSB) section, i.e., the 1st sub-frame a1 to supply the highest voltage and the lowest weight is assigned to the least significant bit (LSB) section, i.e., the 4th sub-frame a4 to supply the lowest voltage, but the 2nd frame (b) may be driven by the LSB method in which the lowest weight is assigned to the most significant bit (MSB) section, i.e., the 1st sub-frame bi to supply the voltage even though the sub-frame section is moved from a4 to bi. Therefore, the number of changes for the voltage due to the move between the sub-frame sections is reduced, thereby a control load for power supply in the controller 160 is decreased. Below, a control method of the display apparatus 100 according to an exemplary embodiment will be described with reference to FIG. 14.
  • FIG. 14 is a flowchart showing the control method of the display apparatus 100 according to an exemplary embodiment.
  • The OLED display apparatus 100 divides a frame of an image signal into a plurality of sub-frames in accordance with a plurality of pixels R, G, and B including OLED (S301). Here, the number of sub-frames included in one frame corresponds to the number of driving bits for the image signal to be processed by the display apparatus 100. For example, in the case of a 4-bit driving operation, one frame is divided into four sub-frames, and in the case of a 8-bit driving operation, one frame is divided into eight sub-frames.
  • The controller 160 assigns the bit weight to the divided sub-frames (S303). Here, the bit weight may be determined in accordance with the gray scales of the pixel for the corresponding frame.
  • The controller 160 may assign the highest bit weight during the most significant bit section of the sub-frame, and assign the lowest bit weight during the least significant bit section of the sub-frame. Here, the controller 160 may assign the bit weight so that the difference in voltage between the previous sub-frame and the current sub-frame may be minimized. For instance, half a weight assigned to the previous bit may be assigned to the present bit.
  • Alternatively, the controller 160 may assign the highest bit weight to the least significant bit section of the sub-frame, and assign the lowest bit weight to the most significant bit section of the sub-frame. In this case, the bit weight may be assigned so that the number of change for voltage of the current sub-frame with respect to the previous sub-frame is minimized. For instance, twice as high as a weight assigned to the previous may be assigned to the present bit.
  • The controller 160 may control the power supply 140 so that the voltages supplied corresponding to the sub-frames may be changed in accordance with the bit weights (S305). Here, the controller 160 may determine the voltage levels referring to the lookup table 151 in the storage unit 150 in accordance with respective R, G, and B pixels, and adjust the voltage so that the maximum voltage (i.e., the voltage of the pixel to which the highest bit weight is assigned) may be supplied during the corresponding sub-frame section. Also, the controller 160 readjust the voltage by adding a predetermined setup value α to the level of the voltage adjusted in the operation S305. The controller 160 receives the adjusted voltage in accordance with the sub-frames, and controls the display unit 130 to display an image based on the image signal (S307).
  • In the foregoing exemplary embodiment, the OLED display apparatus is achieved by an active matrix (AM) OLED display apparatus, but not limited thereto. Alternatively, the exemplary embodiment is achieved by a passive matrix (PM) method.
  • As described above, according to an exemplary embodiment, the display apparatus 100 with the display unit 130 including an organic light emitting diode (OLED) performs gain control in accordance with respective sub-frames, thereby changing of a driving voltage and power consumption of the display apparatus may be reduced.
  • While not restricted thereto, the exemplary embodiments may be written as computer programs and may be implemented in general-use digital computers that execute the programs using a computer readable recording medium. Examples of the computer readable recording medium include magnetic storage media (e.g., ROM, floppy disks, hard disks, etc.) and optical recording media (e.g., CD-ROMs, or DVDs). Also, the exemplary embodiments may be written as computer programs transmitted over a computer-readable transmission medium, such as a carrier wave, and received and implemented in general-use digital computers that execute the programs. Moreover, while not required in all aspects, one or more units of the apparatus can include a processor or microprocessor executing a computer program stored in a computer-readable medium, such as a local storage.
  • Although the exemplary embodiments have been shown and described, it will be appreciated by those skilled in the art that changes may be made in these exemplary embodiments without departing from the scope of which is defined in the appended claims.

Claims (15)

  1. A display apparatus (100) comprising:
    a display unit (130) comprising a plurality of pixels with an organic light emitting diode, OLED, wherein each of the plurality of pixels comprises R, G, B pixels;
    a power supplier (140) configured to supply power to the display unit (130);
    an image processor (120) configured to process an image signal to be displayed on the display unit (130) in accordance with the plurality of pixels; and
    a controller (160) configured to:
    divide a first frame of the image signal into a plurality of sub-frames, assign respective weights to each of the R, G, B pixels for each of the divided sub-frames,
    determine a driving voltage value (ELVdd) for each of the divided sub-frames from among values corresponding to weights to be assigned to the R, G, B pixels, the driving voltage value of a sub-frame being determined according to the the highest of the weights assigned among the R, G, B pixels for a said sub-frame;
    control the power supplier (140) to supply to the R, G, B pixels, during each of divided sub-frames, a common voltage corresponding to the determined driving voltage for that sub-frame; and
    control the power supplier (140) to supply the common voltage with a same magnitude to each of the R, G, B pixels at a first sub-frame of a second frame as at the last sub-frame of a first frame, the last sub-frame of the first frame and the first sub-frame of the second frame being successive.
  2. The display apparatus (100) according to claim 1, wherein the number of sub-frames constituting one frame corresponds to the number of driving bits for the image signal.
  3. The display apparatus (100) according to claim 1 or 2, wherein the weight is determined according to a current gain (gr(n), gg(n), gb(n)) of a pixel of a corresponding frame.
  4. The display apparatus (100) according to any one of claim 3, wherein the controller is arranged to control the power supply (140) to supply a voltage corresponding to a pixel to which the highest current gain (gr(n), gg(n), gb(n)) is assigned among the plurality of pixels as a common voltage during a sub-frame section corresponding to each of the plurality of pixels.
  5. The display apparatus (100) according to any one of claims 1 to 4, wherein the controller is arranged to assign the weight so that a sub-frame has a maximum driving voltage in a most significant bit section of the sub-frame and a minimum driving voltage in a least significant bit section of the sub-frame.
  6. The display apparatus (100) according to claim 5, wherein the controller (160) is arranged to assign the weight so that a driving voltage of the sub-frame corresponds to half a voltage of a previous sub-frame.
  7. The display apparatus (100) according to any one of claims 1 to 6, wherein the controller (160) is arranged to assign the weight so that the number of changes for a voltage of the sub-frame with respect to a voltage of a previous sub-frame is minimized.
  8. The display apparatus (100) according to any one of claims 1 to 7, wherein the controller (160) is arranged to assign the weight so that a difference in voltage between a previous sub-frame and the sub-frame is minimized.
  9. A control method of a display apparatus comprising a display unit with a plurality of pixels an organic light emitting diode, OLED, wherein each of the plurality of pixels comprises R, G, B pixels, the method comprising:
    dividing a first frame of an image signal into a plurality of sub-frames in accordance with a plurality of pixels;
    assigning respective;
    weights to each of the R, G, B pixels for the each of the divided sub-frames,
    determining a a driving voltage value (ELVdd) for each of the divided sub-frames from among voltages values corresponding to weights to be assigned to the R, G, B pixels, the driving voltage being determined according to the voltage corresponding to the highest of the weights assigned among the R, G, B pixels for a said sub-frame;
    supplying to the to the R, G, B pixels, during each of divided sub-frames, a common voltage corresponding to the determined driving voltage for that sub-frame; and
    supplying the common voltage with a same magnitude to each of the R, G, B pixels at a first sub-frame of a second frame as at a last sub-frame of a first frame, the last sub-frame of the first frame and the first sub-frame of the second frame being successive.
  10. The method according to claim 9, wherein the number of sub-frames constituting one frame corresponds to the number of driving bits for the image signal and the weight is determined according to a current gain (gr(n), gg(n), gb(n)) of a pixel of a corresponding frame.
  11. The method according to claim 10, wherein the supplying the voltage comprises supplying a voltage corresponding to a pixel to which the highest current gain (gr(n), gg(n), gb(n)) is assigned among the plurality of pixels as a common voltage during a sub-frame section of each of the plurality of pixels.
  12. The method according to any one of claims 9 to 11, wherein the assigning the weight comprises assigning the weight so that a sub-frame has a maximum voltage in a most significant bit section of the sub-frame and a minimum voltage in a least significant bit section of the sub-frame.
  13. The method according to any one of claims 9 to 12, wherein the assigning the weight comprises assigning the weight so that the sub-frame has a maximum driving voltage in a least significant bit section of the sub-frame and a minimum driving voltage in a most significant bit section of the sub-frame.
  14. The method according to any one of claims 9 to 13, wherein the assigning the weight comprises assigning the weight so that the number of changes for a driving voltage of the sub-frame with respect to a driving voltage of a previous sub-frame is minimized.
  15. The method according to claim 14, wherein the assigning the weight comprises assigning the weight so that a difference in driving voltage between a previous sub-frame and the sub-frame is minimized.
EP14153490.9A 2013-02-05 2014-01-31 Display apparatus using an organic light emitting diode and a control method thereof Active EP2763128B1 (en)

Applications Claiming Priority (1)

Application Number Priority Date Filing Date Title
KR1020130012813A KR101995866B1 (en) 2013-02-05 2013-02-05 Display apparatus and control method thereof

Publications (2)

Publication Number Publication Date
EP2763128A1 EP2763128A1 (en) 2014-08-06
EP2763128B1 true EP2763128B1 (en) 2020-07-01

Family

ID=50023482

Family Applications (1)

Application Number Title Priority Date Filing Date
EP14153490.9A Active EP2763128B1 (en) 2013-02-05 2014-01-31 Display apparatus using an organic light emitting diode and a control method thereof

Country Status (4)

Country Link
US (1) US10127856B2 (en)
EP (1) EP2763128B1 (en)
KR (1) KR101995866B1 (en)
CN (1) CN103985349B (en)

Families Citing this family (9)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
CN104731147B (en) * 2015-03-19 2017-07-25 深圳市华星光电技术有限公司 A kind of voltage output control system and voltage output system
US10026348B2 (en) * 2016-03-11 2018-07-17 Apple Inc. Driving scheme for high brightness and fast response panel flash
KR102599600B1 (en) * 2016-11-23 2023-11-07 삼성전자주식회사 Display apparatus and driving method thereof
CN110197641B (en) * 2019-05-22 2021-08-24 武汉华星光电技术有限公司 Panel driving voltage adjusting method, display device and device with storage function
CN112216238A (en) * 2019-07-12 2021-01-12 群创光电股份有限公司 Signal processing method of display device
KR102108516B1 (en) * 2019-10-15 2020-05-08 주식회사 사피엔반도체 Device with mip(memory inside pixel) display
US11587506B2 (en) 2020-03-30 2023-02-21 BOE MLED Technology Co., Ltd. Pixel structure, driving method thereof and display device
US11735128B2 (en) * 2021-03-19 2023-08-22 Innolux Corporation Driving method for display device
CN114708823B (en) * 2022-04-15 2024-05-28 深圳市洲明科技股份有限公司 LED display screen driving system and LED display screen

Citations (1)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US5986640A (en) * 1992-10-15 1999-11-16 Digital Projection Limited Display device using time division modulation to display grey scale

Family Cites Families (19)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US5748160A (en) * 1995-08-21 1998-05-05 Mororola, Inc. Active driven LED matrices
US5818419A (en) * 1995-10-31 1998-10-06 Fujitsu Limited Display device and method for driving the same
US5990629A (en) * 1997-01-28 1999-11-23 Casio Computer Co., Ltd. Electroluminescent display device and a driving method thereof
US6587086B1 (en) * 1999-10-26 2003-07-01 Semiconductor Energy Laboratory Co., Ltd. Electro-optical device
US6777886B1 (en) 2003-04-08 2004-08-17 Windell Corporation Digital driving method and apparatus for active matrix OLED
GB0319963D0 (en) * 2003-08-27 2003-09-24 Koninkl Philips Electronics Nv Display device
JP2005331900A (en) * 2004-06-30 2005-12-02 Eastman Kodak Co Display apparatus
JP2006113445A (en) * 2004-10-18 2006-04-27 Tohoku Pioneer Corp Driving device of self-luminous display panel and electronic equipment to which device is mounted
JP4169768B2 (en) * 2006-02-24 2008-10-22 三菱電機株式会社 Image coding apparatus, image processing apparatus, image coding method, and image processing method
KR100814854B1 (en) 2006-11-09 2008-03-20 삼성에스디아이 주식회사 Organic lighting emitting diode display device and the driving method thereof
US8269798B2 (en) 2007-07-18 2012-09-18 Global Oled Technology Llc Reduced power consumption in OLED display system
KR20090010398A (en) * 2007-07-23 2009-01-30 삼성모바일디스플레이주식회사 Organic light emitting display apparatus and method of driving the same
JP4937353B2 (en) * 2007-07-23 2012-05-23 パイオニア株式会社 Active matrix display device
JP5352101B2 (en) 2008-03-19 2013-11-27 グローバル・オーエルイーディー・テクノロジー・リミテッド・ライアビリティ・カンパニー Display panel
JP2009244666A (en) * 2008-03-31 2009-10-22 Sony Corp Panel and driving controlling method
JP5657198B2 (en) * 2008-08-07 2015-01-21 グローバル・オーエルイーディー・テクノロジー・リミテッド・ライアビリティ・カンパニーGlobal Oled Technology Llc. Display device
US8749456B2 (en) * 2009-10-05 2014-06-10 Ihor Wacyk Method of driving an organic light emitting diode (OLED) pixel, a system for driving an OLED pixel and a computer-readable medium
GB201121928D0 (en) * 2011-12-20 2012-02-01 Samsung Lcd Nl R & D Ct Bv Driving of electrowetting display device
US8937632B2 (en) * 2012-02-03 2015-01-20 Ignis Innovation Inc. Driving system for active-matrix displays

Patent Citations (1)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US5986640A (en) * 1992-10-15 1999-11-16 Digital Projection Limited Display device using time division modulation to display grey scale

Also Published As

Publication number Publication date
CN103985349A (en) 2014-08-13
US20140218421A1 (en) 2014-08-07
KR101995866B1 (en) 2019-07-04
EP2763128A1 (en) 2014-08-06
US10127856B2 (en) 2018-11-13
KR20140100057A (en) 2014-08-14
CN103985349B (en) 2018-10-09

Similar Documents

Publication Publication Date Title
EP2763128B1 (en) Display apparatus using an organic light emitting diode and a control method thereof
US11488542B2 (en) Organic light emitting display device
US11462169B2 (en) Pixel and related organic light emitting diode display device
US9530357B2 (en) Gradation voltage generator and display driving apparatus
US9412304B2 (en) Display device and method for driving the same
US9607552B2 (en) Display device and luminance control method therefore
US20090146926A1 (en) Driving apparatus and driving method for an organic light emitting device
CN100578581C (en) Power consumption reduction and visability improvement device, power consumption reduction and visibility improvement method, display apparatus and image processing device
JP2009282158A (en) Display device
US9589499B2 (en) Display device having function of controlling luminance based on average picture level and luminance control method thereof
US11380269B2 (en) Display device and method of driving the same
KR20150006221A (en) Display apparatus and control method thereof
US11741893B2 (en) Display device and method of driving display device
KR20220084602A (en) Electroluminescent Display Device And Driving Method Of The Same
CN113129819A (en) Display device
JP2009271493A (en) Organic electric field light-emitting display and control method therefor
US8577058B2 (en) Display device and driving method thereof
US11715421B2 (en) Pixel and display device including pixel
KR101867817B1 (en) Oled driving method for saving power consumption and oled driving device for the same
CN116312355A (en) Display device and method of operating the same
US9466236B2 (en) Dithering to avoid pixel value conversion errors
US20100309099A1 (en) Display device and driving method thereof
KR102237138B1 (en) Display device and luminance control method thereof
KR102669844B1 (en) Display device

Legal Events

Date Code Title Description
PUAI Public reference made under article 153(3) epc to a published international application that has entered the european phase

Free format text: ORIGINAL CODE: 0009012

17P Request for examination filed

Effective date: 20140131

AK Designated contracting states

Kind code of ref document: A1

Designated state(s): AL AT BE BG CH CY CZ DE DK EE ES FI FR GB GR HR HU IE IS IT LI LT LU LV MC MK MT NL NO PL PT RO RS SE SI SK SM TR

AX Request for extension of the european patent

Extension state: BA ME

R17P Request for examination filed (corrected)

Effective date: 20150206

RBV Designated contracting states (corrected)

Designated state(s): AL AT BE BG CH CY CZ DE DK EE ES FI FR GB GR HR HU IE IS IT LI LT LU LV MC MK MT NL NO PL PT RO RS SE SI SK SM TR

STAA Information on the status of an ep patent application or granted ep patent

Free format text: STATUS: EXAMINATION IS IN PROGRESS

17Q First examination report despatched

Effective date: 20170627

GRAP Despatch of communication of intention to grant a patent

Free format text: ORIGINAL CODE: EPIDOSNIGR1

STAA Information on the status of an ep patent application or granted ep patent

Free format text: STATUS: GRANT OF PATENT IS INTENDED

INTG Intention to grant announced

Effective date: 20200127

GRAS Grant fee paid

Free format text: ORIGINAL CODE: EPIDOSNIGR3

GRAA (expected) grant

Free format text: ORIGINAL CODE: 0009210

STAA Information on the status of an ep patent application or granted ep patent

Free format text: STATUS: THE PATENT HAS BEEN GRANTED

AK Designated contracting states

Kind code of ref document: B1

Designated state(s): AL AT BE BG CH CY CZ DE DK EE ES FI FR GB GR HR HU IE IS IT LI LT LU LV MC MK MT NL NO PL PT RO RS SE SI SK SM TR

RAP1 Party data changed (applicant data changed or rights of an application transferred)

Owner name: SAMSUNG ELECTRONICS CO., LTD.

REG Reference to a national code

Ref country code: AT

Ref legal event code: REF

Ref document number: 1286899

Country of ref document: AT

Kind code of ref document: T

Effective date: 20200715

Ref country code: CH

Ref legal event code: EP

REG Reference to a national code

Ref country code: IE

Ref legal event code: FG4D

REG Reference to a national code

Ref country code: DE

Ref legal event code: R096

Ref document number: 602014067159

Country of ref document: DE

REG Reference to a national code

Ref country code: LT

Ref legal event code: MG4D

PG25 Lapsed in a contracting state [announced via postgrant information from national office to epo]

Ref country code: BG

Free format text: LAPSE BECAUSE OF FAILURE TO SUBMIT A TRANSLATION OF THE DESCRIPTION OR TO PAY THE FEE WITHIN THE PRESCRIBED TIME-LIMIT

Effective date: 20201001

REG Reference to a national code

Ref country code: NL

Ref legal event code: MP

Effective date: 20200701

REG Reference to a national code

Ref country code: AT

Ref legal event code: MK05

Ref document number: 1286899

Country of ref document: AT

Kind code of ref document: T

Effective date: 20200701

PG25 Lapsed in a contracting state [announced via postgrant information from national office to epo]

Ref country code: HR

Free format text: LAPSE BECAUSE OF FAILURE TO SUBMIT A TRANSLATION OF THE DESCRIPTION OR TO PAY THE FEE WITHIN THE PRESCRIBED TIME-LIMIT

Effective date: 20200701

Ref country code: ES

Free format text: LAPSE BECAUSE OF FAILURE TO SUBMIT A TRANSLATION OF THE DESCRIPTION OR TO PAY THE FEE WITHIN THE PRESCRIBED TIME-LIMIT

Effective date: 20200701

Ref country code: LT

Free format text: LAPSE BECAUSE OF FAILURE TO SUBMIT A TRANSLATION OF THE DESCRIPTION OR TO PAY THE FEE WITHIN THE PRESCRIBED TIME-LIMIT

Effective date: 20200701

Ref country code: GR

Free format text: LAPSE BECAUSE OF FAILURE TO SUBMIT A TRANSLATION OF THE DESCRIPTION OR TO PAY THE FEE WITHIN THE PRESCRIBED TIME-LIMIT

Effective date: 20201002

Ref country code: PT

Free format text: LAPSE BECAUSE OF FAILURE TO SUBMIT A TRANSLATION OF THE DESCRIPTION OR TO PAY THE FEE WITHIN THE PRESCRIBED TIME-LIMIT

Effective date: 20201102

Ref country code: NO

Free format text: LAPSE BECAUSE OF FAILURE TO SUBMIT A TRANSLATION OF THE DESCRIPTION OR TO PAY THE FEE WITHIN THE PRESCRIBED TIME-LIMIT

Effective date: 20201001

Ref country code: AT

Free format text: LAPSE BECAUSE OF FAILURE TO SUBMIT A TRANSLATION OF THE DESCRIPTION OR TO PAY THE FEE WITHIN THE PRESCRIBED TIME-LIMIT

Effective date: 20200701

Ref country code: SE

Free format text: LAPSE BECAUSE OF FAILURE TO SUBMIT A TRANSLATION OF THE DESCRIPTION OR TO PAY THE FEE WITHIN THE PRESCRIBED TIME-LIMIT

Effective date: 20200701

Ref country code: FI

Free format text: LAPSE BECAUSE OF FAILURE TO SUBMIT A TRANSLATION OF THE DESCRIPTION OR TO PAY THE FEE WITHIN THE PRESCRIBED TIME-LIMIT

Effective date: 20200701

Ref country code: CZ

Free format text: LAPSE BECAUSE OF FAILURE TO SUBMIT A TRANSLATION OF THE DESCRIPTION OR TO PAY THE FEE WITHIN THE PRESCRIBED TIME-LIMIT

Effective date: 20200701

PG25 Lapsed in a contracting state [announced via postgrant information from national office to epo]

Ref country code: IS

Free format text: LAPSE BECAUSE OF FAILURE TO SUBMIT A TRANSLATION OF THE DESCRIPTION OR TO PAY THE FEE WITHIN THE PRESCRIBED TIME-LIMIT

Effective date: 20201101

Ref country code: LV

Free format text: LAPSE BECAUSE OF FAILURE TO SUBMIT A TRANSLATION OF THE DESCRIPTION OR TO PAY THE FEE WITHIN THE PRESCRIBED TIME-LIMIT

Effective date: 20200701

Ref country code: RS

Free format text: LAPSE BECAUSE OF FAILURE TO SUBMIT A TRANSLATION OF THE DESCRIPTION OR TO PAY THE FEE WITHIN THE PRESCRIBED TIME-LIMIT

Effective date: 20200701

Ref country code: PL

Free format text: LAPSE BECAUSE OF FAILURE TO SUBMIT A TRANSLATION OF THE DESCRIPTION OR TO PAY THE FEE WITHIN THE PRESCRIBED TIME-LIMIT

Effective date: 20200701

PG25 Lapsed in a contracting state [announced via postgrant information from national office to epo]

Ref country code: NL

Free format text: LAPSE BECAUSE OF FAILURE TO SUBMIT A TRANSLATION OF THE DESCRIPTION OR TO PAY THE FEE WITHIN THE PRESCRIBED TIME-LIMIT

Effective date: 20200701

REG Reference to a national code

Ref country code: DE

Ref legal event code: R097

Ref document number: 602014067159

Country of ref document: DE

PG25 Lapsed in a contracting state [announced via postgrant information from national office to epo]

Ref country code: RO

Free format text: LAPSE BECAUSE OF FAILURE TO SUBMIT A TRANSLATION OF THE DESCRIPTION OR TO PAY THE FEE WITHIN THE PRESCRIBED TIME-LIMIT

Effective date: 20200701

Ref country code: SM

Free format text: LAPSE BECAUSE OF FAILURE TO SUBMIT A TRANSLATION OF THE DESCRIPTION OR TO PAY THE FEE WITHIN THE PRESCRIBED TIME-LIMIT

Effective date: 20200701

Ref country code: IT

Free format text: LAPSE BECAUSE OF FAILURE TO SUBMIT A TRANSLATION OF THE DESCRIPTION OR TO PAY THE FEE WITHIN THE PRESCRIBED TIME-LIMIT

Effective date: 20200701

Ref country code: DK

Free format text: LAPSE BECAUSE OF FAILURE TO SUBMIT A TRANSLATION OF THE DESCRIPTION OR TO PAY THE FEE WITHIN THE PRESCRIBED TIME-LIMIT

Effective date: 20200701

Ref country code: EE

Free format text: LAPSE BECAUSE OF FAILURE TO SUBMIT A TRANSLATION OF THE DESCRIPTION OR TO PAY THE FEE WITHIN THE PRESCRIBED TIME-LIMIT

Effective date: 20200701

PLBE No opposition filed within time limit

Free format text: ORIGINAL CODE: 0009261

STAA Information on the status of an ep patent application or granted ep patent

Free format text: STATUS: NO OPPOSITION FILED WITHIN TIME LIMIT

PG25 Lapsed in a contracting state [announced via postgrant information from national office to epo]

Ref country code: AL

Free format text: LAPSE BECAUSE OF FAILURE TO SUBMIT A TRANSLATION OF THE DESCRIPTION OR TO PAY THE FEE WITHIN THE PRESCRIBED TIME-LIMIT

Effective date: 20200701

PGFP Annual fee paid to national office [announced via postgrant information from national office to epo]

Ref country code: DE

Payment date: 20201221

Year of fee payment: 8

26N No opposition filed

Effective date: 20210406

PG25 Lapsed in a contracting state [announced via postgrant information from national office to epo]

Ref country code: SK

Free format text: LAPSE BECAUSE OF FAILURE TO SUBMIT A TRANSLATION OF THE DESCRIPTION OR TO PAY THE FEE WITHIN THE PRESCRIBED TIME-LIMIT

Effective date: 20200701

PG25 Lapsed in a contracting state [announced via postgrant information from national office to epo]

Ref country code: MC

Free format text: LAPSE BECAUSE OF FAILURE TO SUBMIT A TRANSLATION OF THE DESCRIPTION OR TO PAY THE FEE WITHIN THE PRESCRIBED TIME-LIMIT

Effective date: 20200701

Ref country code: SI

Free format text: LAPSE BECAUSE OF FAILURE TO SUBMIT A TRANSLATION OF THE DESCRIPTION OR TO PAY THE FEE WITHIN THE PRESCRIBED TIME-LIMIT

Effective date: 20200701

REG Reference to a national code

Ref country code: CH

Ref legal event code: PL

GBPC Gb: european patent ceased through non-payment of renewal fee

Effective date: 20210131

PG25 Lapsed in a contracting state [announced via postgrant information from national office to epo]

Ref country code: LU

Free format text: LAPSE BECAUSE OF NON-PAYMENT OF DUE FEES

Effective date: 20210131

REG Reference to a national code

Ref country code: BE

Ref legal event code: MM

Effective date: 20210131

PG25 Lapsed in a contracting state [announced via postgrant information from national office to epo]

Ref country code: FR

Free format text: LAPSE BECAUSE OF NON-PAYMENT OF DUE FEES

Effective date: 20210131

PG25 Lapsed in a contracting state [announced via postgrant information from national office to epo]

Ref country code: LI

Free format text: LAPSE BECAUSE OF NON-PAYMENT OF DUE FEES

Effective date: 20210131

Ref country code: GB

Free format text: LAPSE BECAUSE OF NON-PAYMENT OF DUE FEES

Effective date: 20210131

Ref country code: CH

Free format text: LAPSE BECAUSE OF NON-PAYMENT OF DUE FEES

Effective date: 20210131

PG25 Lapsed in a contracting state [announced via postgrant information from national office to epo]

Ref country code: IE

Free format text: LAPSE BECAUSE OF NON-PAYMENT OF DUE FEES

Effective date: 20210131

PG25 Lapsed in a contracting state [announced via postgrant information from national office to epo]

Ref country code: IS

Free format text: LAPSE BECAUSE OF FAILURE TO SUBMIT A TRANSLATION OF THE DESCRIPTION OR TO PAY THE FEE WITHIN THE PRESCRIBED TIME-LIMIT

Effective date: 20201101

PG25 Lapsed in a contracting state [announced via postgrant information from national office to epo]

Ref country code: BE

Free format text: LAPSE BECAUSE OF NON-PAYMENT OF DUE FEES

Effective date: 20210131

REG Reference to a national code

Ref country code: DE

Ref legal event code: R119

Ref document number: 602014067159

Country of ref document: DE

PG25 Lapsed in a contracting state [announced via postgrant information from national office to epo]

Ref country code: DE

Free format text: LAPSE BECAUSE OF NON-PAYMENT OF DUE FEES

Effective date: 20220802

PG25 Lapsed in a contracting state [announced via postgrant information from national office to epo]

Ref country code: HU

Free format text: LAPSE BECAUSE OF FAILURE TO SUBMIT A TRANSLATION OF THE DESCRIPTION OR TO PAY THE FEE WITHIN THE PRESCRIBED TIME-LIMIT; INVALID AB INITIO

Effective date: 20140131

PG25 Lapsed in a contracting state [announced via postgrant information from national office to epo]

Ref country code: CY

Free format text: LAPSE BECAUSE OF FAILURE TO SUBMIT A TRANSLATION OF THE DESCRIPTION OR TO PAY THE FEE WITHIN THE PRESCRIBED TIME-LIMIT

Effective date: 20200701

PG25 Lapsed in a contracting state [announced via postgrant information from national office to epo]

Ref country code: MK

Free format text: LAPSE BECAUSE OF FAILURE TO SUBMIT A TRANSLATION OF THE DESCRIPTION OR TO PAY THE FEE WITHIN THE PRESCRIBED TIME-LIMIT

Effective date: 20200701