EP2589048A1 - Shared bit line smt mram array with shunting transistors between the bit lines - Google Patents
Shared bit line smt mram array with shunting transistors between the bit linesInfo
- Publication number
- EP2589048A1 EP2589048A1 EP11803933.8A EP11803933A EP2589048A1 EP 2589048 A1 EP2589048 A1 EP 2589048A1 EP 11803933 A EP11803933 A EP 11803933A EP 2589048 A1 EP2589048 A1 EP 2589048A1
- Authority
- EP
- European Patent Office
- Prior art keywords
- data bit
- bit line
- smt mram
- mram cells
- columns
- Prior art date
- Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
- Granted
Links
- 230000000295 complement effect Effects 0.000 claims abstract description 190
- 230000000694 effects Effects 0.000 claims abstract description 16
- 230000004913 activation Effects 0.000 claims description 8
- 238000000034 method Methods 0.000 claims description 6
- 230000003213 activating effect Effects 0.000 claims 1
- 230000000977 initiatory effect Effects 0.000 claims 1
- 230000005294 ferromagnetic effect Effects 0.000 description 14
- 230000005291 magnetic effect Effects 0.000 description 14
- 238000010586 diagram Methods 0.000 description 8
- 230000005415 magnetization Effects 0.000 description 5
- 239000002184 metal Substances 0.000 description 5
- 238000003491 array Methods 0.000 description 4
- 230000003247 decreasing effect Effects 0.000 description 3
- 230000004888 barrier function Effects 0.000 description 2
- 230000008859 change Effects 0.000 description 2
- 230000007423 decrease Effects 0.000 description 2
- 230000002093 peripheral effect Effects 0.000 description 2
- 125000006850 spacer group Chemical group 0.000 description 2
- 238000010276 construction Methods 0.000 description 1
- 230000002401 inhibitory effect Effects 0.000 description 1
- 230000003993 interaction Effects 0.000 description 1
- 229910044991 metal oxide Inorganic materials 0.000 description 1
- 150000004706 metal oxides Chemical class 0.000 description 1
- 230000009467 reduction Effects 0.000 description 1
- 239000004065 semiconductor Substances 0.000 description 1
Classifications
-
- G—PHYSICS
- G11—INFORMATION STORAGE
- G11C—STATIC STORES
- G11C7/00—Arrangements for writing information into, or reading information out from, a digital store
- G11C7/18—Bit line organisation; Bit line lay-out
-
- G—PHYSICS
- G11—INFORMATION STORAGE
- G11C—STATIC STORES
- G11C11/00—Digital stores characterised by the use of particular electric or magnetic storage elements; Storage elements therefor
- G11C11/02—Digital stores characterised by the use of particular electric or magnetic storage elements; Storage elements therefor using magnetic elements
- G11C11/16—Digital stores characterised by the use of particular electric or magnetic storage elements; Storage elements therefor using magnetic elements using elements in which the storage effect is based on magnetic spin effect
-
- G—PHYSICS
- G11—INFORMATION STORAGE
- G11C—STATIC STORES
- G11C11/00—Digital stores characterised by the use of particular electric or magnetic storage elements; Storage elements therefor
- G11C11/02—Digital stores characterised by the use of particular electric or magnetic storage elements; Storage elements therefor using magnetic elements
- G11C11/16—Digital stores characterised by the use of particular electric or magnetic storage elements; Storage elements therefor using magnetic elements using elements in which the storage effect is based on magnetic spin effect
- G11C11/161—Digital stores characterised by the use of particular electric or magnetic storage elements; Storage elements therefor using magnetic elements using elements in which the storage effect is based on magnetic spin effect details concerning the memory cell structure, e.g. the layers of the ferromagnetic memory cell
-
- G—PHYSICS
- G11—INFORMATION STORAGE
- G11C—STATIC STORES
- G11C11/00—Digital stores characterised by the use of particular electric or magnetic storage elements; Storage elements therefor
- G11C11/02—Digital stores characterised by the use of particular electric or magnetic storage elements; Storage elements therefor using magnetic elements
- G11C11/16—Digital stores characterised by the use of particular electric or magnetic storage elements; Storage elements therefor using magnetic elements using elements in which the storage effect is based on magnetic spin effect
- G11C11/165—Auxiliary circuits
- G11C11/1653—Address circuits or decoders
-
- G—PHYSICS
- G11—INFORMATION STORAGE
- G11C—STATIC STORES
- G11C11/00—Digital stores characterised by the use of particular electric or magnetic storage elements; Storage elements therefor
- G11C11/02—Digital stores characterised by the use of particular electric or magnetic storage elements; Storage elements therefor using magnetic elements
- G11C11/16—Digital stores characterised by the use of particular electric or magnetic storage elements; Storage elements therefor using magnetic elements using elements in which the storage effect is based on magnetic spin effect
- G11C11/165—Auxiliary circuits
- G11C11/1653—Address circuits or decoders
- G11C11/1655—Bit-line or column circuits
-
- G—PHYSICS
- G11—INFORMATION STORAGE
- G11C—STATIC STORES
- G11C11/00—Digital stores characterised by the use of particular electric or magnetic storage elements; Storage elements therefor
- G11C11/02—Digital stores characterised by the use of particular electric or magnetic storage elements; Storage elements therefor using magnetic elements
- G11C11/16—Digital stores characterised by the use of particular electric or magnetic storage elements; Storage elements therefor using magnetic elements using elements in which the storage effect is based on magnetic spin effect
- G11C11/165—Auxiliary circuits
- G11C11/1675—Writing or programming circuits or methods
Definitions
- This invention relates generally to memory cells and array structures for memory cells. More particularly, this invention relates to magnetic random access memory (MRAM) cells and array structures for spin moment transfer (SMT) MRAM cells.
- MRAM magnetic random access memory
- SMT spin moment transfer
- spin moment transfer MRAM refers to a magnetic tunnel junction (MTJ) random access memory (RAM).
- spin refers to the angular momentum of electrons passing through an MTJ that will alter the magnetic moment of a free layer of an MTJ device. Electrons possess both electric charge and angular momentum (or spin), it is known in the art that a current of spin- polarized electrons can change the magnetic orientation of a free ferromagnetic layer of an MTJ via an exchange of spin angular momentum.
- a spin-torque MTJ element has two ferromagnetic layers and a spacer layer between the ferromagnetic layers.
- One ferromagnetic layer is a pinned magnetic layer and the other ferromagnetic layer is a free magnetic layer.
- the spacer layer is a tunnel barrier layer.
- ferromagnetic layers is the origin of a spin-torque to the magnetic moment. If the given torque is large enough, magnetization of ferromagnetic layer and thus the magnetic moment is reversed. The magnetization of the ferromagnetic layers transforms from parallel to anti-parallel alignment. This changes the MTJ element from a low resistance state to a high resistance state thus changing the logic state of the MTJ element from a first logic state (0) to a second logic state (1 ).
- a voltage source provides the programming voltage that generates the programming current that is reversed appropriately change the programming state of the MTJ element. Reading an SMT MRAM cell involves applying a voltage across the SMT MRAM cell and detecting the resistance (or current) difference.
- a spin moment transfer (SMT) MRAM cell 100 consists of an MTJ element 105 and a Metal Oxide Semiconductor (MOS) gating transistor 110.
- the MTJ element 105 is composed of a pinned ferromagnetic layer 102 and a free ferromagnetic layer 104, arid a tunnel barrier layer 103.
- the drain of the gating transistor 110 is connected through a nonmagnetic layer to the pinned ferromagnetic layer 102.
- the free ferromagnetic layer 104 is connected to a bit line 115 and the source of the gating transistor 110 is connected the source line 120.
- the bit line 115 and source select line 120 are connected to the bipolar write pulse/read bias generator 125.
- the bipolar write pulse/read bias generator 125 provides the necessary programming current to the MTJ element 105 through the bit line 115 and the source select line 120. The direction being determined by logic state being programmed to the MTJ element 105.
- the gate of the gating transistor 110 is connected to a word line 130.
- the word line 130 transfers a word line select voltage to the gate of the gating transistor 110 to activate the gating transistor 110 for reading or writing the logic state of the MTJ element 105.
- a sense amplifier 135 has one input terminal connected to the bit line and a second input terminal connected to a voltage reference circuit.
- the bipolar write pulse/read bias generator 125 When the word line 130 has the word line select voltage activated to turn on the gating transistor 110, the bipolar write pulse/read bias generator 125 generates a bias current that passes through MTJ element 105.
- a voltage is developed across the MTJ element 105 that is sensed by the sense amplifier 135 and compared with the reference voltage generator to determine the logic state written to the MTJ element 105. This logic state is transferred to the output terminal of the sense amplifier 135 as to the data output signal 145.
- Arrays of spin moment transfer (SMT) MRAM cell 100 are arranged in rows and columns. Each row of the spin-transfer based magneto tunnel junction memory devices may have their source line 120 commonly connected to a source line selection circuit or tied to a ground reference point. In other arrangements of an array of SMT MRAM cells 100, as shown in U. S. Patent Application 200/60018057
- the SMT MRAM cells 100 are organized into an array having two bit lines.
- the two bit lines are structures such that the current flowing perpendicularly through the MTJ 105 is controlled by the difference of the bias voltages of the two bit lines for each spin moment transfer (SMT) MRAM cell 100.
- SMT spin moment transfer
- Two reading/writing column selection circuits are provided to control the voltages on the bit lines.
- An object of this invention is to provide an array of SMT MRAM cells with paired columns of the SMT MRAM cells having shared bit lines with means for lowering the resistance of the shared bit lines.
- Another object of this invention is inhibiting program disturbance of a 20 non-selected column of a pair of columns of the SMT MRAM cells.
- an array of SMT MRAM cells is arranged in rows and columns.
- An array of SMT MRAM cells is arranged in rows and columns. Each of the columns of SMT MRAM cells is associated with one of its adjacent columns of SMT MRAM cells. Each column is connected to a true 25 data bit line and each associated pair of columns of SMT MRAM cells is connected to a shared complement data bit line.
- a shunting switch device is connected between each of the true data bit lines and the shared complement data bit line for selectively connecting one of the true data bit lines to the shared complement data bit line to effectively reduce the resistance of the complement data bit line and to eliminate program disturb effects in adjacent non-selected columns of the SMT MRAM cells.
- each of the shunting switch device is connected to a column address decoder such that the shunting switch device is activated to connect the true data bit line associated with the non-selected column in parallel with the complement data bit line.
- the shared complement data bit line may be wider than the true data bit line to further lower the resistance of the shared complement data bit line. In some embodiments the shared complement data bit line may be twice the dimension of the true data bit line.
- a bit line structure for connecting columns of SMT MRAM cells within an array of SMT MRAM cells has a true data bit line connected to an MTJ device of each SMT MRAM cell of each column of the SMT MRAM cells.
- a complement data bit line is connected to a source of a gating transistor of each SMT MRAM cell of the each column of the SMT MRAM cells.
- the bit line structure has a shunting switch transistor connected between the true data bit line and the complement data bit line of the associated pairs of columns of the SMT MRAM cells.
- the shunting switch transistors have an activation terminal that, when activated, connects the true data bit line of an unselected column of the SMT MRAM cells in parallel with the shared complement data bit line to effectively reduce program disturb effects in the unselected column of SMT MRAM cells.
- the shared complement data bit line may be wider than the true data bit liine to further lower the resistance of the shared complement data bit line.
- the shared complement data bit line may be twice the dimension of the true data bit line.
- a method for reducing resistance of a shared bit line and reducing program disturb effects of unselected columns of SMT MRAM cells in an array of SMT MRAM cells begins by providing an array of SMT MRAM cells where columns of the SMT MRAM cells are mutually connected to a shared complement data bit line through the source of a gating transistor of each of the SMT MRAM cells of the pair of columns of SMT MRAM cells.
- the shared complement data bit line may be wider than the true data bit line to further lower the resistance of the shared complement data bit line.
- the shared complement data bit line may be twice the dimension of the true data bit line.
- Each of the SMT MRAM cells of each column of the SMT MRAM cells is connected to a true data bit line through an MTJ device within the SMT MRAM cells.
- a source of a gating transistor of the pair of adjacent columns of SMT MRAM cells is connected to a complement data bit line.
- a shunting switch transistor is connected between the true data bit line and the complement data bit line of the associated pairs of columns of the SMT MRAM cells.
- An activation terminal of each of the shunting switch transistor of each unselected column of the array of SMT MRAM cells is initiated to turn on the shunting switch transistors to connect the true data bit line of the unselected column of the SMT MRAM cells in parallel with the shared complement data bit line to effectively reduce program disturb effects in the unselected column of SMT MRAM cells.
- the programming drive current is then activated to program the selected SMT MRAM cells of the selected rows and columns.
- an array of SMT MRAM cells is arranged in rows and columns. Each of the columns of SMT MRAM cells is associated with one of its adjacent columns of SMT MRAM cells. Each column is connected to a true data bit line and to a complement data bit line.
- a shunting switch device is connected between the true data bit line and the complement data bit line of the connected columns of SMT MRAM cells for selectively connecting one of the true data bit lines to the complement data bit line to effectively reduce the resistance of the complement data bit line and to eliminate program disturb effects in adjacent non-selected columns of the SMT MRAM cells.
- the complement data bit lines are connected such that they are shared during a program operation to further reduce the resistance of the complement data bit lines.
- An activation terminal of each of the shunting switch devices is connected to a column address decoder such that the shunting switch device is activated to connect the true data bit line associated with the non-selected column in parallel with the complement data bit line.
- an array of SMT MRAM cells is arranged in rows and columns. Each of the columns of SMT MRAM cells is associated with one of its adjacent columns of SMT MRAM cells. Each column is connected to a true data bit line and to a complement data bit line. At least one true data bit line shunting switch device is connected between the true data bit line and the complement data bit line of the connected columns of SMT MRAM cells for selectively connecting one of the true data bit lines to the complement data bit line.
- the complement data bit lines of the associated adjacent columns have at least one complement data bit line shunting switch device connected between the adjacent complement data bit lines such that they are shared during a program operation to further reduce the resistance of the complement data bit lines.
- each of the shunting switch devices is connected to a column address decoder such that the shunting switch device is activated to connect the two complement data bit lines and the true data bit line associated with the non-selected column in parallel to effectively reduce the resistance of the complement data bit line and to eliminate program disturb effects in adjacent non-selected columns of the SMT MRAM cells.
- Fig. 1 is a functional diagram of a SMT MRAM memory cell and its peripheral circuitry of the prior art.
- Fig. 2 is a functional diagram of a SMT MRAM memory cell and its peripheral circuitry.
- Fig. 3 is a schematic diagram of an embodiment of an array of SMT MRAM memory cells.
- FIG. 4 is block diagram of an embodiment of an SMT MRAM memory device.
- Fig. 5 is a flow diagram for a method to effectively reduce program disturb effects in the unselected column of SMT MRAM cells.
- Fig. 6 is a schematic diagram of another embodiment of an array of SMT MRAM memory cells having shunting switch transistors.
- Fig. 7 is a schematic diagram of still another embodiment of an array of SMT MRAM memory cells having shunting switch transistors.
- SMT MRAM cell arrays have columns of SMT MRAM memory cells with pairs of bit lines, for the sake of convention, have one of the bit line referred to as a true data bit line and the other bit line referred to as the complement data bit line.
- each column of cells has a pair of bit lines.
- Such architecture has too many bit lines and the bit line connecting to the source sides of gating transistor 110 of Fig. 2 is highly resistive. High bit line resistance puts constraint on how many cells that may be grouped in a basic array with decoders and drivers.
- adjacent pairs of columns are connected to share a bit the complement data bit lines.
- the complement data bit lines are effectively merged to form the complement data bit lines. Therefore, in some embodiments, the complement data bit lines are formed to be much wider and therefore less resistive. This permits a larger and more efficient array in terms of area.
- the adjacent SMT MRAM memory cell of an SMT MRAM memory cell being programmed will be disturbed during programming.
- shunting switch transistors are added between each of the true data bit lines and the shared complement data bit lines.
- the structure of the SMT MRAM memory cell is essentially identical to that of Fig. 1 , except the source of the gating transistor 110 of the SMT MRAM memory cell 100 is connected to the shared complement data bit line 155.
- the complement data bit line 155 is structured to be in parallel with the true data bit line 150.
- the true data bit line 150 is connected to the free ferromagnetic layer 104 of the MTJ element 105.
- the true data bit line 150 and the complement data bit line 155 are connected to THE bipolar write pulse/read bias generator 125.
- the complement data bit line 155 is shared with an identical SMT MRAM memory cell 100 in an adjacent column of SMT MRAM memory cells 100.
- the complement data bit line 155 that is connected to the source of the gating transistor 110 is the first metal layer line in the physical construction of the SMT MRAM memory cell 100.
- the true data bit line 150 is the last, or the top most metal line in the physical cell stack.
- the first metal bit line of the complement data bit line 155 has to share the space with vias connecting the drain side of the gating transistor 110 to the bottom plate 102 of MTJ element 105 thus forcing the first metal bit line of the complement data bit line 155 usually to be thinner.
- the first metal bit line of the complement data bit line 155 being narrower and thinner are therefore much more resistive than the top true data bit line 150.
- the width of shared line is effectively wider by three times - two lines plus the spacing between the two adjacent complement data bit lines 155.
- the disadvantage of doing so is that the SMT MRAM memory cell 100 adjacent to the cell being programmed will see a disturb condition because they share the same selected word line 130.
- the shunting transistor (or transistors if we put more than one between the bit lines true and complement) will help to reduce this disturb condition.
- the further reduction in resistance of the two adjacent complement data bit lines 155 comes from the neighboring true bit line 150 is also in parallel with the complement bit line 155. But this requires more than one shunting transistor between the true and complement bit lines.
- Fig. 3 illustrates an embodiment of an array 200 of the SMT MRAM memory cells 100.
- the SMT MRAM memory cells 100 are arranged into rows and columns to form the array 200.
- the MTJ element of each SMT MRAM memory cells 100 is connected to one of the true data bit lines 250a, 259b , 250 n.
- Adjacent columns of SMT MRAM memory cells 100 are associated with each other.
- a shunting switch transistor 205a, 205n and 206a, 206n connects each true data bit line 250a, 250b, 250n-1 , 250n to its associated shared complement data bit line 255a 255n.
- a first source/drain of each of the shunting switch transistor 205a, 205n and 206a 206n is connected to the true data bit line 250a, 250b, .... 250n-1, 250n.
- the second source/drain of each of the shunting switch transistor 205a 205n and 206a 206n is connected to one shared complement data bit line 255a, 255n.
- each of the shunting switch transistors 205a 205n is connected to the in-phase column address select bit Ay 210 and the gate of each of the shunting switch transistor 206a, 206n is connected to the out-of-phase column address select bit Ay 212.
- the in-phase column address select bit Ay and the out-of-phase column address select bit Ay 212 originate from a column or bit line decoder selector that decodes an address to select the columns of the array 200 for programming, reading, and erasing.
- Each of the true data bit lines 250a, 250b, 250n-1, 250n is connected to a first source/drain of a true data bit line switch transistor 215a, 215b, 215n-1, 215n.
- the second source/drain of each of the true data bit line switch transistors 215a, 215b 215n-1, 215n is connected to a true program data voltage distribution line 247.
- Each shared complement data bit line 255a 255n is connected to a first source/drain of each of the complement data bit line switch transistors 220a, 220n.
- the second source/drain of each of the complement data bit line switch transistors 220a 220n is connected to a complement data program voltage distribution line 245.
- the gates of the true data bit line switch transistors 215a, 215b 215n-1, 215n are connected to the bit line decode select circuit 227.
- the decode select circuit 225 receives an address, decodes the address and activates the appropriate gate of the true data bit line switch transistors 215a,
- Each of the complement data bit lines 255a, 255b 255n-1 , 255n is connected to a first source/drain of a complement data bit line switch transistor 220a,
- each of the complement data bit line switch transistors 220a, 220b 220n-1, 220n is connected to a program voltage distribution line 245.
- Each shared complement data bit line 255a 255n is connected to a first source/drain of each of the complement data bit line switch transistors 220a 220n.
- the second source/drain of each of the complement data bit line switch transistors 220a, 220n is connected to a program voltage distribution line 245.
- the gates of the complement data bit line switch transistors 220a, 220b, 220n-1 , 220n are connected to the bit line decode select circuit 225.
- the decode select circuit 225 receives an address, decodes the address and activates the appropriate gate of the complement data bit line switch transistors
- Fig. 4 is block diagram of an embodiment of an SMT MRAM memory device showing a shared bit line structure with shunting switch transistors between the true data bit lines and the shared complement data bit lines.
- the SMT MRAM memory device has an array of SMT MRAM memory cells 100 that is formed of multiple sub-arrays 200 of SMT MRAM memory cells 100.
- the SMT MRAM memory cells 100 are formed in rows and columns with the structure as described in Fig. 2. With each row of the SMT MRAM memory cells 100 are connected to one of the word lines 315a, .... 315m, 316a, 316m. Each column of the SMT MRAM memory cells 100 is connected to one of the true data bit lines 320a, 320b 320 n-
- Adjacent columns are paired and connected to one of the shared complement data bit line
- 322n are connected to their associated shared complement data bit line 325a, 325m, 326a 326m, and 327a 327m through their respective shunting switch transistors 205 and 206 to selectively connected the true data bit lines 320a, 320b,
- 321 n-1, 321 n, and 322a, 322b, 322n-1 , 322n are connected to the bit line decode selector circuit 305a.
- bit line decode selector circuit 305b The bit line decode selector circuits 305a and 305b are connected to the bit line decode circuit 355
- the bit line decode circuit receives the external address lines 365 and the external control lines 360 and decodes the decoded address 370 and transmits the decoded address 370 to the bit line decode selector circuits 305a and 305b to select the desired columns of selected sub-arrays 200 of the SMT MRAM memory cells 100.
- the write/read generator 335 receives the clock timing signal 345 and the data input signal 350 and conditions and amplifies the data input signal 350 to form the true program data Dw 375 and the complement data program 376.
- the true program data Dw 375 and the complement data program Dw 376 are transferred respectively through the bit line decode selector circuits 305a and 305b to the appropriate true data bit lines 320a, 320b 320n-1, 320 n, 321a, 321b 321 n-1 ,
- the shunting switch transistors 205 and 206 of the unselected columns are activated to shunt the true data bit lines
- 325m, 326a, .... 326m, and 327a 327m to prevent disturb program currents from passing through the unselected SMT MRAM cells 100 and to further decrease the effective resistance of the complement data bit lines 325a, 325m, 326a
- a read current is passed from the bit line decode selector 305a through the selected true data bit lines 320a, 320b 320n- 1, 320n, 321a, 321b 321 n-1 , 321 n, and 322a, 322b 322n-1, 322n to the
- the sense amplifiers are connected to the through the bit line decode selector 305a to sense the voltage developed across the MTJ of the selected SMT MRAM memory cells 100 to detect the data stored in the selected SMT MRAM 100.
- the data driver 385 receives the captured data conditions and amplifies the data to generate the output data 390 that is transferred to external circuitry.
- FIG. 5 For a discussion of an embodiment of a method to reduce the resistance of a complement data bit line during a programming operation and to effectively reduce program disturb effects in unselected columns of SMT MRAM memory cells.
- a provided array of SMT MRAM memory cells is structured and operates as described in Fig. 3 where columns of the SMT MRAM cells are mutually connected to a shared complement data bit line through the source of a gating transistor of each of the SMT MRAM cells of the pair of columns of SMT MRAM cells.
- Each of the SMT MRAM cells of each column of the SMT MRAM cells is connected to a true data bit line.
- Each of the true data bit lines is connected to an MTJ device within the SMT MRAM cells.
- a source of a gating transistor of the pair of adjacent columns of SMT MRAM cells is connected to a complement data bit line.
- a shunting switch transistor is connected between the true data bit line and the complement data bit line of the associated pairs of columns of the SMT MRAM cells.
- a gating terminal of each of the shunting switch transistor of each unselected column of the array of SMT MRAM cells is activated (Box 415) to turn on the shunting switch transistors to connect the true data bit line of the unselected columns of the SMT MRAM cells in parallel with the shared complement data bit line to effectively reduce program disturb effects in the unselected column of SMT MRAM cells.
- the programming drive current is then activated (Box 420) to program the selected SMT MRAM cells of the selected rows and columns.
- Fig. 6 illustrates an alternate embodiment of an array 200 of the SMT MRAM memory cells 100.
- the SMT MRAM memory cells 100 are arranged into rows and columns to form the array 200 as described above in Fig. 3.
- the MTJ element of each SMT MRAM memory cells 100 is connected to one of the true data bit lines 250a, 259b 250n and to one of the complement data bit line 500a,
- Adjacent columns of SMT MRAM memory cells 100 are associated with each other.
- a shunting switch transistor 505a, .... 505n and 506a 506n connects each true data bit line 250a, 250b, 250n-1 , 250n to its associated complement data bit line 500a, 500n and 501a, 501 n.
- a first source/drain of each of the shunting switch transistors 505a, 505n and 506a 506n is connected to the true data bit line 250a, 250b 250n-1 , 250n.
- 506n is connected to one associated complement data bit line 500a, 500n and
- each of the shunting switch transistors 505a 505n is connected to the in-phase column address select bit Ay 210 and the gate of each of the shunting switch transistor 506a 506n is connected to the out-of-phase column address select bit Ay 212.
- the in-phase column address select bit Ay and the out-of-phase column address select bit Ay 212 originate from a column or bit line decoder selector that decodes an address to select the columns of the array 200 for programming, reading, and erasing.
- Each of the true data bit lines 250a, 250b 250n-1, 250n is connected to a first source/drain of a true data bit line switch transistor 215a, 215b, 215n-1, 215n.
- the second source/drain of each of the true data bit line switch transistors 215a, 215b 215n-1, 215n is connected to a true program data voltage distribution line 247.
- Each shared complement data bit line 500a 500n and 501a, 501n is connected to a first source/drain of each of the complement data bit line switch transistors 220a, 215n.
- the second source/drain of each of the complement data bit line switch transistors 220a, .... 215n is connected to a complement data program voltage distribution line 245.
- the gates of the true data bit line switch transistors 215a, 215b 215n-1 , 215n are connected to the bit line decode select circuit 225.
- the decode select circuit 225 receives an address, decodes the address and activates the appropriate gate of the true data bit line switch transistors 215a, 215b, 215n-1, 215n to activate the selected column or columns for programming, erasing, and reading the selected SMT MRAM memory cells 100.
- Each of the complement data bit lines 500a 500n is connected to a first source/drain of a complement data bit line switch transistor 520a, 520n and each of the complement data bit lines 501a, .... 501n is connected to the first source/drain of a complement data bit line switch transistors 521a 521 n.
- the second source/drain of each of the complement data bit line switch transistors 520a, 520n and 521a, 521 n is connected to a program voltage distribution line 245.
- the decode select circuit 225 receives an address, decodes the address and activates the appropriate gate of the complement data bit line switch transistors 520a,
- the shunting switch transistors 505a 505n and 506a 506n are selectively activated to effectively place unselected true data bit lines 250a, 250b 250n-1 ,
- the complement data bit line switch transistors 520a, 520n and 521a, 521 n of the unselected columns are activated to effectively place the complement data bit line 500a, 500n and 501a, 501 n of the selected column in parallel with the complement data bit line 500a,
- 500n and 501a 501 n of the associated adjacent selected and unselected bit lines in parallel effectively reduces the resistance of the complement data bit line 500a, 500n and 501a 501n of the selected columns of SMT MRAM memory cells 100 and any magnetic field resulting in a program disturb of the unselected SMT MRAM memory cells 100 is mitigated.
- the bit line decode selector circuit 225 must be structured to activate the complement data bit line switch transistors 520a 520n and 521a, 521 n appropriately for the unselected complement data bit line 500a 500n and 501a,
- bit line decode selector circuit 225 must further deactivate the true data bit line switch transistors 215a, 215b 215n-1,
- Fig. 7 illustrates a generalized embodiment of an array 200 of the SMT MRAM memory cells 100.
- the SMT MRAM memory cells 100 are arranged into rows and columns to form the array 200 as described above in Figs. 3 and 6.
- the MTJ element of each SMT MRAM memory cells 100 is connected to one of the true data bit lines 250a, 259b 250n and to one of the complement data bit line 500a,
- Adjacent columns of SMT MRAM memory cells 100 are associated with each other.
- 605n and 606a 606n connects each true data bit line 250a, 250b 250n-
- 601a 601 n, 605a 605n and 606a 606n is connected to one of the true data bit lines 250a, 250b 250n-1, 250n.
- 606a 606n is connected to one associated complement data bit line 500a,
- 600n, and 605a, 605n is connected to the in-phase column address select bit Ay 620a and 620b and the gate of each of the shunting switch transistor 601a 601n and 606a, .... 606n is connected to the out-of-phase column address select bit
- the in-phase column address select bit Ay 620a and 620b and the out-of-phase column address select bit Ay 621a and 621b originate from a column or bit line decoder selector that decodes an address to select the columns of the array 200 for programming, reading, and erasing.
- a column or bit line decoder selector that decodes an address to select the columns of the array 200 for programming, reading, and erasing.
- Each of the complement data bit lines 500a, .... 500n and 501a, 501 n of the associated columns of SMT MRAM's 100 has a pair of complement bit line shunting transistors 615a, 615n and 616a 616n.
- the number of complement bit line shunting transistors 615a 615n and 616a 616n may be any number to assist in reducing the resistance of the complement data bit line 500a 500n and 501a,
- a first source/drain of the complement bit line shunting transistors 615a, 615n and 616a 616n is connected to a first of the complement data bit lines 500a 500n and 501a
- 250n-1, 250n is connected to a first source/drain of a true data bit line switch transistor 215a, 215b, 215n-1 , 215n.
- the second source/drain of each of the true data bit line switch transistors 215a, 215b, 215n-1, 215n is connected to a true program data voltage distribution line 247.
- Each shared complement data bit line 500a, 500n and 501a, 501 n is connected to a first source/drain of each of the complement data bit line switch transistors 220a 215n.
- 215n is connected to a complement data program voltage distribution line 245.
- the gates of the true data bit line switch transistors 215a, 215b, 215n-1 , 215n are connected to the bit line decode select circuit 225.
- the decode select circuit 225 receives an address, decodes the address and activates the appropriate gate of the true data bit line switch transistors 215a, 215b, 215n-1, 215n to activate the selected column or columns for programming, erasing, and reading the selected SMT MRAM memory cells 100.
- 500a 500n is connected to a first source/drain of a complement data bit line switch transistor 520a, 520 n and each of the complement data bit lines 501a, .... 501 n is connected to the first source/drain of a complement data bit line switch transistors 521a 521 n.
- the second source/drain of each of the complement data bit line switch transistors 520a 520n and 521a 521 n is connected to a program voltage distribution line 245.
- the gates of the complement data bit line switch transistors 220a, 220b 220n-1, 220n are connected to the bit line decode select circuit 225.
- the decode select circuit 225 receives an address, decodes the address and activates the appropriate gate of the complement data bit line switch transistors 2 520a 520 n and 521a 521 n to activate the selected column or columns for programming, erasing, and reading the selected SMT MRAM memory cells 100.
- the in- phase column address select bit Ay 620a and 620b and the out-of-phase column address select bit Ay 621a and 621b are selectively activated to turn on the selected shunting switch transistors 600a 600n, 601a 601 n, 605a 605n and 606a, 606n to effectively place unselected true data bit lines 250a, 250b,
- the Program command signals 625a and 625b are activated to turn on the selected complement bit line shunting transistors 615a, .... 615n and 616a 616n place the complement data bit lines 500a 500n and 501a 501 n of the associated column pairs of the SMT MRAM memory cells 100 in parallel to further reduce the resistance of the complement data bit line 500a 500n and 501a
- the bit line decode selector circuit 225 must deactivate the true data bit line switch transistors 215a, 215b 215n-1 , 215n for the unselected true data bit lines 250a, 250b 250n-1 , 250n to prevent the true program data voltage distribution line 247 from being applied to the unselected true data bit lines 250a,
Abstract
Description
Claims
Applications Claiming Priority (2)
Application Number | Priority Date | Filing Date | Title |
---|---|---|---|
US12/803,523 US8437181B2 (en) | 2010-06-29 | 2010-06-29 | Shared bit line SMT MRAM array with shunting transistors between the bit lines |
PCT/US2011/001157 WO2012005758A1 (en) | 2010-06-29 | 2011-06-28 | Shared bit line smt mram array with shunting transistors between the bit lines |
Publications (3)
Publication Number | Publication Date |
---|---|
EP2589048A1 true EP2589048A1 (en) | 2013-05-08 |
EP2589048A4 EP2589048A4 (en) | 2017-12-20 |
EP2589048B1 EP2589048B1 (en) | 2021-11-17 |
Family
ID=45352442
Family Applications (1)
Application Number | Title | Priority Date | Filing Date |
---|---|---|---|
EP11803933.8A Active EP2589048B1 (en) | 2010-06-29 | 2011-06-28 | Shared bit line smt mram array with shunting transistors between the bit lines |
Country Status (3)
Country | Link |
---|---|
US (5) | US8437181B2 (en) |
EP (1) | EP2589048B1 (en) |
WO (1) | WO2012005758A1 (en) |
Families Citing this family (9)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
US20140177319A1 (en) * | 2012-12-21 | 2014-06-26 | SK Hynix Inc. | Nonvolatile memory apparatus |
KR102098244B1 (en) | 2014-02-04 | 2020-04-07 | 삼성전자 주식회사 | Magnetic memory device |
TWI559450B (en) | 2014-04-18 | 2016-11-21 | 力晶科技股份有限公司 | Memory structrue and operation method thereof |
US9805816B2 (en) * | 2015-04-03 | 2017-10-31 | Headway Technologies, Inc. | Implementation of a one time programmable memory using a MRAM stack design |
US10008537B2 (en) | 2015-06-19 | 2018-06-26 | Qualcomm Incorporated | Complementary magnetic tunnel junction (MTJ) bit cell with shared bit line |
US9548096B1 (en) * | 2015-08-26 | 2017-01-17 | Qualcomm Incorporated | Reverse complement magnetic tunnel junction (MTJ) bit cells employing shared source lines, and related methods |
US9721662B1 (en) | 2016-01-13 | 2017-08-01 | Sandisk Technologies Llc | Non-volatile memory with efficient programming |
US11075247B2 (en) | 2019-11-22 | 2021-07-27 | Globalfoundries U.S. Inc. | Circuit structure and method for resistive RAM with self aligned contacts in zero-via layer |
US11437083B2 (en) | 2021-02-05 | 2022-09-06 | International Business Machines Corporation | Two-bit magnetoresistive random-access memory device architecture |
Family Cites Families (15)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
US6055178A (en) | 1998-12-18 | 2000-04-25 | Motorola, Inc. | Magnetic random access memory with a reference memory array |
DE10053965A1 (en) | 2000-10-31 | 2002-06-20 | Infineon Technologies Ag | Method for preventing unwanted programming in an MRAM arrangement |
WO2004049345A2 (en) | 2002-11-28 | 2004-06-10 | Koninklijke Philips Electronics N.V. | Magnetic memory architecture with shared current line |
US6920062B2 (en) * | 2003-10-14 | 2005-07-19 | International Business Machines Corporation | System and method for reading data stored on a magnetic shift register |
US7576956B2 (en) | 2004-07-26 | 2009-08-18 | Grandis Inc. | Magnetic tunnel junction having diffusion stop layer |
US7376006B2 (en) | 2005-05-13 | 2008-05-20 | International Business Machines Corporation | Enhanced programming performance in a nonvolatile memory device having a bipolar programmable storage element |
US7646627B2 (en) | 2006-05-18 | 2010-01-12 | Renesas Technology Corp. | Magnetic random access memory having improved read disturb suppression and thermal disturbance resistance |
JP4935183B2 (en) | 2006-05-18 | 2012-05-23 | 株式会社日立製作所 | Semiconductor device |
JP4157571B2 (en) * | 2006-05-24 | 2008-10-01 | 株式会社東芝 | Spin injection magnetic random access memory |
US8693238B2 (en) * | 2006-08-07 | 2014-04-08 | Nec Corporation | MRAM having variable word line drive potential |
JP4987386B2 (en) | 2006-08-16 | 2012-07-25 | 株式会社東芝 | Semiconductor memory having variable resistance element |
JP5091495B2 (en) * | 2007-01-31 | 2012-12-05 | 株式会社東芝 | Magnetic random access memory |
JP5159116B2 (en) | 2007-02-07 | 2013-03-06 | 株式会社東芝 | Semiconductor memory device |
JP4864760B2 (en) * | 2007-02-15 | 2012-02-01 | 株式会社東芝 | Semiconductor memory device and data writing / reading method thereof |
WO2010038565A1 (en) * | 2008-09-30 | 2010-04-08 | 日本電気株式会社 | Magnetic random access memory and method for operating magnetic random access memory |
-
2010
- 2010-06-29 US US12/803,523 patent/US8437181B2/en active Active
-
2011
- 2011-06-28 EP EP11803933.8A patent/EP2589048B1/en active Active
- 2011-06-28 WO PCT/US2011/001157 patent/WO2012005758A1/en active Application Filing
-
2013
- 2013-05-04 US US13/887,288 patent/US8576618B2/en active Active
- 2013-05-04 US US13/887,291 patent/US8654577B2/en active Active
- 2013-05-04 US US13/887,289 patent/US8570793B1/en active Active
- 2013-05-04 US US13/887,287 patent/US8565014B2/en active Active
Non-Patent Citations (1)
Title |
---|
See references of WO2012005758A1 * |
Also Published As
Publication number | Publication date |
---|---|
US20110317479A1 (en) | 2011-12-29 |
US8570793B1 (en) | 2013-10-29 |
EP2589048A4 (en) | 2017-12-20 |
US20130250672A1 (en) | 2013-09-26 |
US8654577B2 (en) | 2014-02-18 |
US8437181B2 (en) | 2013-05-07 |
US8565014B2 (en) | 2013-10-22 |
EP2589048B1 (en) | 2021-11-17 |
US8576618B2 (en) | 2013-11-05 |
US20130265821A1 (en) | 2013-10-10 |
WO2012005758A1 (en) | 2012-01-12 |
US20130250673A1 (en) | 2013-09-26 |
US20130301347A1 (en) | 2013-11-14 |
Similar Documents
Publication | Publication Date | Title |
---|---|---|
EP2589048B1 (en) | Shared bit line smt mram array with shunting transistors between the bit lines | |
US7852662B2 (en) | Spin-torque MRAM: spin-RAM, array | |
US7933136B2 (en) | Non-volatile memory cell with multiple resistive sense elements sharing a common switching device | |
JP4782206B2 (en) | Current-driven switching type magnetic memory cell with improved read and write margins, and magnetic memory using the magnetic memory cell | |
US9552861B2 (en) | Resistance change memory | |
US8422271B2 (en) | Bidirectional non-volatile memory array architecture | |
US9007821B2 (en) | Semiconductor storage device | |
US7957183B2 (en) | Single bit line SMT MRAM array architecture and the programming method | |
US8773890B2 (en) | Semiconductor memory device | |
CN100470665C (en) | Circuit and method of writing a toggle memory | |
US6711053B1 (en) | Scaleable high performance magnetic random access memory cell and array | |
US20170076791A1 (en) | Semiconductor memory device | |
JP5192566B2 (en) | Thin film magnetic memory device |
Legal Events
Date | Code | Title | Description |
---|---|---|---|
PUAI | Public reference made under article 153(3) epc to a published international application that has entered the european phase |
Free format text: ORIGINAL CODE: 0009012 |
|
17P | Request for examination filed |
Effective date: 20130129 |
|
AK | Designated contracting states |
Kind code of ref document: A1 Designated state(s): AL AT BE BG CH CY CZ DE DK EE ES FI FR GB GR HR HU IE IS IT LI LT LU LV MC MK MT NL NO PL PT RO RS SE SI SK SM TR |
|
DAX | Request for extension of the european patent (deleted) | ||
RAP1 | Party data changed (applicant data changed or rights of an application transferred) |
Owner name: HEADWAY TECHNOLOGIES, INC. Owner name: INTERNATIONAL BUSINESS MACHINES CORPORATION |
|
RA4 | Supplementary search report drawn up and despatched (corrected) |
Effective date: 20171116 |
|
RIC1 | Information provided on ipc code assigned before grant |
Ipc: G11C 5/08 20060101AFI20171110BHEP Ipc: G11C 7/18 20060101ALI20171110BHEP Ipc: G11C 11/16 20060101ALI20171110BHEP |
|
STAA | Information on the status of an ep patent application or granted ep patent |
Free format text: STATUS: REQUEST FOR EXAMINATION WAS MADE |
|
STAA | Information on the status of an ep patent application or granted ep patent |
Free format text: STATUS: EXAMINATION IS IN PROGRESS |
|
17Q | First examination report despatched |
Effective date: 20190408 |
|
STAA | Information on the status of an ep patent application or granted ep patent |
Free format text: STATUS: EXAMINATION IS IN PROGRESS |
|
RAP1 | Party data changed (applicant data changed or rights of an application transferred) |
Owner name: INTERNATIONAL BUSINESS MACHINES CORPORATION Owner name: TAIWAN SEMICONDUCTOR MANUFACTURING CO., LTD. |
|
GRAP | Despatch of communication of intention to grant a patent |
Free format text: ORIGINAL CODE: EPIDOSNIGR1 |
|
STAA | Information on the status of an ep patent application or granted ep patent |
Free format text: STATUS: GRANT OF PATENT IS INTENDED |
|
INTG | Intention to grant announced |
Effective date: 20210617 |
|
GRAS | Grant fee paid |
Free format text: ORIGINAL CODE: EPIDOSNIGR3 |
|
GRAA | (expected) grant |
Free format text: ORIGINAL CODE: 0009210 |
|
STAA | Information on the status of an ep patent application or granted ep patent |
Free format text: STATUS: THE PATENT HAS BEEN GRANTED |
|
AK | Designated contracting states |
Kind code of ref document: B1 Designated state(s): AL AT BE BG CH CY CZ DE DK EE ES FI FR GB GR HR HU IE IS IT LI LT LU LV MC MK MT NL NO PL PT RO RS SE SI SK SM TR |
|
REG | Reference to a national code |
Ref country code: GB Ref legal event code: FG4D |
|
REG | Reference to a national code |
Ref country code: IE Ref legal event code: FG4D |
|
REG | Reference to a national code |
Ref country code: DE Ref legal event code: R096 Ref document number: 602011072123 Country of ref document: DE |
|
REG | Reference to a national code |
Ref country code: AT Ref legal event code: REF Ref document number: 1448740 Country of ref document: AT Kind code of ref document: T Effective date: 20211215 |
|
REG | Reference to a national code |
Ref country code: LT Ref legal event code: MG9D |
|
REG | Reference to a national code |
Ref country code: NL Ref legal event code: MP Effective date: 20211117 |
|
REG | Reference to a national code |
Ref country code: AT Ref legal event code: MK05 Ref document number: 1448740 Country of ref document: AT Kind code of ref document: T Effective date: 20211117 |
|
PG25 | Lapsed in a contracting state [announced via postgrant information from national office to epo] |
Ref country code: RS Free format text: LAPSE BECAUSE OF FAILURE TO SUBMIT A TRANSLATION OF THE DESCRIPTION OR TO PAY THE FEE WITHIN THE PRESCRIBED TIME-LIMIT Effective date: 20211117 Ref country code: LT Free format text: LAPSE BECAUSE OF FAILURE TO SUBMIT A TRANSLATION OF THE DESCRIPTION OR TO PAY THE FEE WITHIN THE PRESCRIBED TIME-LIMIT Effective date: 20211117 Ref country code: FI Free format text: LAPSE BECAUSE OF FAILURE TO SUBMIT A TRANSLATION OF THE DESCRIPTION OR TO PAY THE FEE WITHIN THE PRESCRIBED TIME-LIMIT Effective date: 20211117 Ref country code: BG Free format text: LAPSE BECAUSE OF FAILURE TO SUBMIT A TRANSLATION OF THE DESCRIPTION OR TO PAY THE FEE WITHIN THE PRESCRIBED TIME-LIMIT Effective date: 20220217 Ref country code: AT Free format text: LAPSE BECAUSE OF FAILURE TO SUBMIT A TRANSLATION OF THE DESCRIPTION OR TO PAY THE FEE WITHIN THE PRESCRIBED TIME-LIMIT Effective date: 20211117 |
|
PG25 | Lapsed in a contracting state [announced via postgrant information from national office to epo] |
Ref country code: IS Free format text: LAPSE BECAUSE OF FAILURE TO SUBMIT A TRANSLATION OF THE DESCRIPTION OR TO PAY THE FEE WITHIN THE PRESCRIBED TIME-LIMIT Effective date: 20220317 Ref country code: SE Free format text: LAPSE BECAUSE OF FAILURE TO SUBMIT A TRANSLATION OF THE DESCRIPTION OR TO PAY THE FEE WITHIN THE PRESCRIBED TIME-LIMIT Effective date: 20211117 Ref country code: PT Free format text: LAPSE BECAUSE OF FAILURE TO SUBMIT A TRANSLATION OF THE DESCRIPTION OR TO PAY THE FEE WITHIN THE PRESCRIBED TIME-LIMIT Effective date: 20220317 Ref country code: PL Free format text: LAPSE BECAUSE OF FAILURE TO SUBMIT A TRANSLATION OF THE DESCRIPTION OR TO PAY THE FEE WITHIN THE PRESCRIBED TIME-LIMIT Effective date: 20211117 Ref country code: NO Free format text: LAPSE BECAUSE OF FAILURE TO SUBMIT A TRANSLATION OF THE DESCRIPTION OR TO PAY THE FEE WITHIN THE PRESCRIBED TIME-LIMIT Effective date: 20220217 Ref country code: NL Free format text: LAPSE BECAUSE OF FAILURE TO SUBMIT A TRANSLATION OF THE DESCRIPTION OR TO PAY THE FEE WITHIN THE PRESCRIBED TIME-LIMIT Effective date: 20211117 Ref country code: LV Free format text: LAPSE BECAUSE OF FAILURE TO SUBMIT A TRANSLATION OF THE DESCRIPTION OR TO PAY THE FEE WITHIN THE PRESCRIBED TIME-LIMIT Effective date: 20211117 Ref country code: HR Free format text: LAPSE BECAUSE OF FAILURE TO SUBMIT A TRANSLATION OF THE DESCRIPTION OR TO PAY THE FEE WITHIN THE PRESCRIBED TIME-LIMIT Effective date: 20211117 Ref country code: GR Free format text: LAPSE BECAUSE OF FAILURE TO SUBMIT A TRANSLATION OF THE DESCRIPTION OR TO PAY THE FEE WITHIN THE PRESCRIBED TIME-LIMIT Effective date: 20220218 Ref country code: ES Free format text: LAPSE BECAUSE OF FAILURE TO SUBMIT A TRANSLATION OF THE DESCRIPTION OR TO PAY THE FEE WITHIN THE PRESCRIBED TIME-LIMIT Effective date: 20211117 |
|
PG25 | Lapsed in a contracting state [announced via postgrant information from national office to epo] |
Ref country code: SM Free format text: LAPSE BECAUSE OF FAILURE TO SUBMIT A TRANSLATION OF THE DESCRIPTION OR TO PAY THE FEE WITHIN THE PRESCRIBED TIME-LIMIT Effective date: 20211117 Ref country code: SK Free format text: LAPSE BECAUSE OF FAILURE TO SUBMIT A TRANSLATION OF THE DESCRIPTION OR TO PAY THE FEE WITHIN THE PRESCRIBED TIME-LIMIT Effective date: 20211117 Ref country code: RO Free format text: LAPSE BECAUSE OF FAILURE TO SUBMIT A TRANSLATION OF THE DESCRIPTION OR TO PAY THE FEE WITHIN THE PRESCRIBED TIME-LIMIT Effective date: 20211117 Ref country code: EE Free format text: LAPSE BECAUSE OF FAILURE TO SUBMIT A TRANSLATION OF THE DESCRIPTION OR TO PAY THE FEE WITHIN THE PRESCRIBED TIME-LIMIT Effective date: 20211117 Ref country code: DK Free format text: LAPSE BECAUSE OF FAILURE TO SUBMIT A TRANSLATION OF THE DESCRIPTION OR TO PAY THE FEE WITHIN THE PRESCRIBED TIME-LIMIT Effective date: 20211117 Ref country code: CZ Free format text: LAPSE BECAUSE OF FAILURE TO SUBMIT A TRANSLATION OF THE DESCRIPTION OR TO PAY THE FEE WITHIN THE PRESCRIBED TIME-LIMIT Effective date: 20211117 |
|
REG | Reference to a national code |
Ref country code: DE Ref legal event code: R097 Ref document number: 602011072123 Country of ref document: DE |
|
PLBE | No opposition filed within time limit |
Free format text: ORIGINAL CODE: 0009261 |
|
STAA | Information on the status of an ep patent application or granted ep patent |
Free format text: STATUS: NO OPPOSITION FILED WITHIN TIME LIMIT |
|
26N | No opposition filed |
Effective date: 20220818 |
|
PG25 | Lapsed in a contracting state [announced via postgrant information from national office to epo] |
Ref country code: AL Free format text: LAPSE BECAUSE OF FAILURE TO SUBMIT A TRANSLATION OF THE DESCRIPTION OR TO PAY THE FEE WITHIN THE PRESCRIBED TIME-LIMIT Effective date: 20211117 |
|
PG25 | Lapsed in a contracting state [announced via postgrant information from national office to epo] |
Ref country code: SI Free format text: LAPSE BECAUSE OF FAILURE TO SUBMIT A TRANSLATION OF THE DESCRIPTION OR TO PAY THE FEE WITHIN THE PRESCRIBED TIME-LIMIT Effective date: 20211117 |
|
PG25 | Lapsed in a contracting state [announced via postgrant information from national office to epo] |
Ref country code: MC Free format text: LAPSE BECAUSE OF FAILURE TO SUBMIT A TRANSLATION OF THE DESCRIPTION OR TO PAY THE FEE WITHIN THE PRESCRIBED TIME-LIMIT Effective date: 20211117 |
|
REG | Reference to a national code |
Ref country code: CH Ref legal event code: PL |
|
REG | Reference to a national code |
Ref country code: BE Ref legal event code: MM Effective date: 20220630 |
|
GBPC | Gb: european patent ceased through non-payment of renewal fee |
Effective date: 20220628 |
|
PG25 | Lapsed in a contracting state [announced via postgrant information from national office to epo] |
Ref country code: LU Free format text: LAPSE BECAUSE OF NON-PAYMENT OF DUE FEES Effective date: 20220628 Ref country code: LI Free format text: LAPSE BECAUSE OF NON-PAYMENT OF DUE FEES Effective date: 20220630 Ref country code: IE Free format text: LAPSE BECAUSE OF NON-PAYMENT OF DUE FEES Effective date: 20220628 Ref country code: FR Free format text: LAPSE BECAUSE OF NON-PAYMENT OF DUE FEES Effective date: 20220630 Ref country code: CH Free format text: LAPSE BECAUSE OF NON-PAYMENT OF DUE FEES Effective date: 20220630 |
|
PG25 | Lapsed in a contracting state [announced via postgrant information from national office to epo] |
Ref country code: IT Free format text: LAPSE BECAUSE OF FAILURE TO SUBMIT A TRANSLATION OF THE DESCRIPTION OR TO PAY THE FEE WITHIN THE PRESCRIBED TIME-LIMIT Effective date: 20211117 Ref country code: GB Free format text: LAPSE BECAUSE OF NON-PAYMENT OF DUE FEES Effective date: 20220628 Ref country code: BE Free format text: LAPSE BECAUSE OF NON-PAYMENT OF DUE FEES Effective date: 20220630 |
|
PGFP | Annual fee paid to national office [announced via postgrant information from national office to epo] |
Ref country code: DE Payment date: 20230626 Year of fee payment: 13 |
|
PG25 | Lapsed in a contracting state [announced via postgrant information from national office to epo] |
Ref country code: HU Free format text: LAPSE BECAUSE OF FAILURE TO SUBMIT A TRANSLATION OF THE DESCRIPTION OR TO PAY THE FEE WITHIN THE PRESCRIBED TIME-LIMIT; INVALID AB INITIO Effective date: 20110628 |
|
PG25 | Lapsed in a contracting state [announced via postgrant information from national office to epo] |
Ref country code: MK Free format text: LAPSE BECAUSE OF FAILURE TO SUBMIT A TRANSLATION OF THE DESCRIPTION OR TO PAY THE FEE WITHIN THE PRESCRIBED TIME-LIMIT Effective date: 20211117 Ref country code: CY Free format text: LAPSE BECAUSE OF FAILURE TO SUBMIT A TRANSLATION OF THE DESCRIPTION OR TO PAY THE FEE WITHIN THE PRESCRIBED TIME-LIMIT Effective date: 20211117 |