EP2550706A1 - A phased array antenna signal processing structure, a method and a computer program product - Google Patents

A phased array antenna signal processing structure, a method and a computer program product

Info

Publication number
EP2550706A1
EP2550706A1 EP11712048A EP11712048A EP2550706A1 EP 2550706 A1 EP2550706 A1 EP 2550706A1 EP 11712048 A EP11712048 A EP 11712048A EP 11712048 A EP11712048 A EP 11712048A EP 2550706 A1 EP2550706 A1 EP 2550706A1
Authority
EP
European Patent Office
Prior art keywords
beam data
processor
data
intermediate beam
phased array
Prior art date
Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
Granted
Application number
EP11712048A
Other languages
German (de)
French (fr)
Other versions
EP2550706B1 (en
Inventor
Frank Edward van Vliet
Raymond Van Dijk
Current Assignee (The listed assignees may be inaccurate. Google has not performed a legal analysis and makes no representation or warranty as to the accuracy of the list.)
Nederlandse Organisatie voor Toegepast Natuurwetenschappelijk Onderzoek TNO
Original Assignee
Nederlandse Organisatie voor Toegepast Natuurwetenschappelijk Onderzoek TNO
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by Nederlandse Organisatie voor Toegepast Natuurwetenschappelijk Onderzoek TNO filed Critical Nederlandse Organisatie voor Toegepast Natuurwetenschappelijk Onderzoek TNO
Priority to EP11712048.5A priority Critical patent/EP2550706B1/en
Publication of EP2550706A1 publication Critical patent/EP2550706A1/en
Application granted granted Critical
Publication of EP2550706B1 publication Critical patent/EP2550706B1/en
Active legal-status Critical Current
Anticipated expiration legal-status Critical

Links

Classifications

    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01Q—ANTENNAS, i.e. RADIO AERIALS
    • H01Q21/00—Antenna arrays or systems
    • H01Q21/0006—Particular feeding systems
    • H01Q21/0025—Modular arrays
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01Q—ANTENNAS, i.e. RADIO AERIALS
    • H01Q3/00—Arrangements for changing or varying the orientation or the shape of the directional pattern of the waves radiated from an antenna or antenna system
    • H01Q3/26—Arrangements for changing or varying the orientation or the shape of the directional pattern of the waves radiated from an antenna or antenna system varying the relative phase or relative amplitude of energisation between two or more active radiating elements; varying the distribution of energy across a radiating aperture
    • H01Q3/30—Arrangements for changing or varying the orientation or the shape of the directional pattern of the waves radiated from an antenna or antenna system varying the relative phase or relative amplitude of energisation between two or more active radiating elements; varying the distribution of energy across a radiating aperture varying the relative phase between the radiating elements of an array
    • H01Q3/34—Arrangements for changing or varying the orientation or the shape of the directional pattern of the waves radiated from an antenna or antenna system varying the relative phase or relative amplitude of energisation between two or more active radiating elements; varying the distribution of energy across a radiating aperture varying the relative phase between the radiating elements of an array by electrical means

Definitions

  • the invention relates to a phased array antenna signal processing structure, comprising a processor that includes a digital beam forming unit for generating partial beam data from digitized samples of a set of phased array antenna elements.
  • Digital beam forming in active electronic antenna arrays is complex.
  • the processor further comprises a first set of input terminals for receiving intermediate beam data from another processor, a first adder for generating new intermediate beam data by adding partial beam data generated by the digital beam forming unit to corresponding received intermediate beam data, a first set of output terminals for transmitting the new intermediate beam data, a second set of input terminals for receiving the digitized samples of a phased array antenna set, a third set of input terminals for receiving digital beam coefficients, and wherein the digital beam forming unit comprises a set of multipliers for multiplying the received samples with corresponding digital beam coefficients and a second adder for adding corresponding multiplied samples to generate partial beam data.
  • the processing capacity as well as the communication load of the signal processing structure can be distributed, thereby optimally exploiting the processor capacity.
  • the processors are communicatively connected in a ring structure for cyclically performing the adding function, all processors can in principle be loaded equally.
  • the processing functions that are needed for computing a digital beam can be effectively distributed over the available processors.
  • the processor according to the invention allows a highly scalable ring structure wherein the number of processors increases linearly with number of phased array antenna elements and the communication load remains the same.
  • the structure is thus fully scalable regarding the number of digital beams, the number of phased array antenna elements and the number of processors.
  • a hierarchical beam forming structure can be realized without a hierarchy in the processor structure.
  • a computer program product may comprise a set of computer executable instructions stored on a data carrier, such as a flash memory, a CD or a DVD.
  • the set of computer executable instructions which allow a programmable computer to carry out the method as defined above, may also be available for downloading from a remote server, for example via the Internet.
  • FIG. 1 shows a schematic view of a phased array antenna signal processing structure according to the invention
  • Fig. 2 shows a schematic view of a compressor in the structure of
  • Fig. 3 shows a schematic view of three subsequent processors in the structure of Fig. 1;
  • Fig. 4 shows a flow chart of a method according to the invention.
  • the figures are merely schematic views of a preferred embodiment according to the invention.
  • the same reference numbers refer to equal or corresponding parts.
  • FIG. 1 shows a schematic view of a phased array antenna signal processing structure 1 according to the invention.
  • the structure 1 includes a multiple number of identical processors 2a-h that are communicatively connected in a ring structure.
  • the ring structure is composed of eight processors 2a-h and a central unit that are interconnected via two sets of communication lines 4, viz. a set of communication lines 4a transmitting intermediate beam data and a set of communication lines 4b transmitting final beam data.
  • the set of communication lines 4a,b can be physically distinct lines or logically distinct lines.
  • FIG. 2 shows a schematic view of a processor 2 from the ring structure 1.
  • the processor 2 also called tile, includes a digital beam forming unit 5, also called beam former, for generating partial beam data from digitized samples of a set of phased array antenna elements.
  • the processor 2 includes a first adder 6, also called samples adder, for adding the generated partial beam data.
  • the processor 2 includes a number of terminals for communication with other devices.
  • the processor 2 includes a first set of input terminals 7 for receiving intermediate beam data 44a from a preceding processor in the ring 1, a first set of output terminals 8 for transmitting new intermediate beam data 44a to a subsequent processor in the ring 1, a second set of input terminals 9 for receiving digitized samples 12 of a phased array antenna set, a third set of input terminals 10 for receiving digital beam coefficients 11, a fourth set of input terminals 13 and a second set of output terminals 14 for receiving and transmitting, respectively, final beam data 44b.
  • the first set of output terminals 8 of a particular processor 2c are connected the first set of output terminals 8 of a preceding processor 2b in the ring 1.
  • the first set of output terminals 8 of the particular processor 2c are connected to the set of input terminals 7 of a subsequent processor 2d in the ring 1.
  • the fourth set of input terminals 13 and the second set of output terminals 14 of subsequent processors 2 in the ring structure 1 form the second set of communication lines for the final beam data 44b.
  • Each processor 2 contains the same number of input terminals in the second set of input terminals 9, so that each processor can process the same number of samples 12.
  • the processor 2 includes 32 first input terminals 9, also called sample input channels.
  • the ring structure 1, including in the shown example 9 processors 2 is able to process 256 channels of digital samples.
  • a phased array antenna structure is split into 8 sets of phased array antenna elements, each feeding a
  • the central unit 3 is provided with corresponding sets of input terminals and output terminals for receiving the intermediate beam data 4a and the final beam data 4b.
  • each processor 2a-h receives, via the second set of input terminals 11 digitized samples 12 from the corresponding set of phased array antenna elements. Thereto, the samples have been digitized using analog to digital converters ADC's. Each processor 2 processes the samples 12 to generate partial beam data. In this process, digital beam coefficients 11 are received via the third set of input terminals 10.
  • the digital beam forming unit 5 includes a set of multipliers for multiplying the received samples 12 with corresponding digital beam coefficients 11. Further, the digital beam forming unit 5 includes a second adder for adding corresponding multiplied samples to generate partial beam data.
  • each sample is multiplied with a corresponding coefficient. Then, all multiplied samples are added. Thus, in each processor 2 receiving, in the shown embodiment, 32 samples, 32 multiplied samples are added. However, according to an aspect of the invention, a multiple number of digital beams can be computed. Thereto, the same samples 12 are also multiplied with other digital beam coefficients 11 to arrive at a second set of digital beam data. Preferably, the number of digital beams is in the same order as the total number of samples, in this example, 256 digital beams.
  • partial beam data 5 are called partial beam data, since the adding process has not yet been performed over all samples, but only over the samples that are received by a common processor 2. In the following, the process of adding the partial beam data is described.
  • the partial beam data 15 is internally transmitted to the first adder
  • the partial beam data 15 generated by the digital beam forming unit 5 is added to the intermediate beam data 44a to get a new update of the intermediate beam data 44a.
  • Corresponding digital beam data are added, i.e. a summation is performed over partial beam data that relate to the same digital beam.
  • the new update of the intermediate beam data 44a is transmitted to the next processor 2 in the ring structure 1. When this process is repeated, subsequently, by the eight processors 2, all digital beams have been computed. The data of the complete digital beams are called final beam data 44b.
  • final beam data are generated by adding intermediate beam data received at a processor to corresponding partial beam data generated by the processor, wherein the intermediate beam data are based on corresponding partial beam data generated by all other processors in the ring 1.
  • the final beam data 44b is transmitted via the second set of output terminals.
  • Figure 3 shows a schematic view of three subsequent processors 2a-c in the structure 1.
  • the computation of the final beam data 44b is evenly distributed over the processors 2, so that each processor 2 performs a similar task.
  • each processor 2 generates 32 different final digital beams adding up to the total number of 256 digital beams.
  • the first processor 2a computes a block 80 of final digital beams, viz. digital beams 225-256, and seven blocks 81 of 32 intermediate digital beam data each.
  • the second processor 2 b computes a single block 80 of other final digital beams, viz. digital beams 193-224, and seven blocks 81 of 32 intermediate digital beam data each.
  • the block 80 that is added, by a particular processor 2, to the communication line 4b of final data, is not changed by the other processors 2.
  • the central unit 3 obtains all blocks of final data 44b for further processing.
  • the fully beam formed data referred to as final beam data available for further processing can be transmitted to units outside the ring structure.
  • the final beam data can be transmitted to a single processor unit.
  • the communication load is herewith locally increased.
  • the final beam data are transmitted to a dedicated processor node embedded at any location in the ring structure.
  • one or a few beam data sets are allocated to a single processor, so that the communication load is distributed over available processors.
  • the latter method of communicating final beam data has the added advantage that any additional processing required per final beam data set (e.g. range- doppler processing) can be equally divided over processors as well.
  • the processor might include terminals for time controlling signals and/or for reading data such as multiplication coefficients that have been input to the processor.
  • the number of first and second input terminals, and the number of first and second output terminals coincides to optimally benefit from digital I/O terminals in the processor 2.
  • the data passed between processors can contain time stamp data to align partial beam data and intermediate beam data.
  • the digital samples are received at a rate of 96 K samples per second, per ADC, each sample having 8 bits that are transmitted serially.
  • a defect in the performance of a specific processor in the ring structure can be detected. Then, the intermediate data and the final data can be transmitted by a preceding processor in the ring, towards a subsequent processor in the ring, thus circumventing the processor having the defect. Hence, measures have to be taken to properly delay the data or time stamp the data, so that the other processors continue in meaningfully processing the intermediate results.
  • the ring structure can continue processing phased array antenna data, also with a defect processor, albeit with a reduced performance since the functionally eliminated processor and connected antenna element data do not contribute anymore in computing a digital beam.
  • the steps of detecting a defect in the performance of a specific processor, and forwarding the intermediate data and final data transmitted by a preceding processor towards a subsequent processor can not only be performed in combination with a phased array antenna signal processing structure wherein a multiple number of processors are communicatively connected in a ring structure, but also, in combination with a more general phased array antenna signal processing structure wherein a multiple number of processors are communicatively connected in a chain structure
  • the processor can be implemented in various ways, e.g. as an FPGA, an ASIC, a DSP or a general purpose processor, e.g. using a laptop.
  • Figure 4 shows a flow chart of an embodiment of the method according to the invention.
  • the method is used for processing phased array antenna digitized samples.
  • the method comprises the steps of generating (100) partial beam data using a processor processing a digitized samples received from a set of phased arrays, receiving (110), at the processor, intermediate beam data from another processor processing digitized samples received from another set of phased array antenna elements, generating (120) new
  • intermediate beam data by adding the partial beam data to the corresponding received intermediate beam data
  • the method of processing phased array antenna digitized samples can be performed using dedicated hardware structures, such as FPGA and/or ASIC components. Otherwise, the method can also at least partially be performed using a computer program product comprising instructions for causing a processor of the computer system to perform the above described steps of the method according to the invention. All steps can in principle be performed on a single processor. However it is noted that at least one step can be performed on a separate processor, e.g. the step of transmitting the new intermediate beam data to yet a further processor processing digitized samples received from a further set of phased arrays.
  • the invention is not restricted to the embodiments described herein. It will be understood that many variants are possible. It is noted that another number of processors and another total number of samples can be chosen. Further, another number of input terminals in the second set of input terminals of the processors can be chosen.
  • the processor can include further processing functions such as analog-digital conversion, calibration etc. Calibration can be any suitable processing functions
  • the digital beam forming unit can process on the real and imaginary part of the samples. Otherwise, also the amplitude and phase components can be processed. Further, by signal decomposition in frequency and phase components, an efficient Hilbert operation can optionally be applied.

Landscapes

  • Variable-Direction Aerials And Aerial Arrays (AREA)
  • Radio Transmission System (AREA)

Abstract

The invention relates to a phased array antenna signal processing structure. The structure comprises a processor that includes a digital beam forming unit for generating partial beam data from digitized samples of a set of phased array antenna elements. The processor further comprises a set of input terminals for receiving intermediate beam data from another processor. The processor also comprises an adder for generating new intermediate beam data by adding partial beam data generated by the digital beam forming unit to corresponding received partial beam data. In addition, the processor comprises a set of output terminals for transmitting the new intermediate beam data.

Description

Title: A phased array antenna signal processing structure, a method and a computer program product
The invention relates to a phased array antenna signal processing structure, comprising a processor that includes a digital beam forming unit for generating partial beam data from digitized samples of a set of phased array antenna elements.
Digital beam forming in active electronic antenna arrays is complex.
When the beam forming is performed in the digital domain, a central processor is heavily loaded both in terms of processing load and in communication load. Current implementations of analog and digital beam formers are very inflexible and poorly scalable. When the number of (phased array) antenna elements increases, the computational requirements of the used processor increases exceptionally.
It is an object of the invention to provide a more efficient signal processing structure according to the preamble for processing phased array antenna element data. Thereto, according to the invention, the processor further comprises a first set of input terminals for receiving intermediate beam data from another processor, a first adder for generating new intermediate beam data by adding partial beam data generated by the digital beam forming unit to corresponding received intermediate beam data, a first set of output terminals for transmitting the new intermediate beam data, a second set of input terminals for receiving the digitized samples of a phased array antenna set, a third set of input terminals for receiving digital beam coefficients, and wherein the digital beam forming unit comprises a set of multipliers for multiplying the received samples with corresponding digital beam coefficients and a second adder for adding corresponding multiplied samples to generate partial beam data. By both generating partial beam data and adding intermediate beam data from another processor, the processing capacity as well as the communication load of the signal processing structure can be distributed, thereby optimally exploiting the processor capacity. Especially when the processors are communicatively connected in a ring structure for cyclically performing the adding function, all processors can in principle be loaded equally.
The processing functions that are needed for computing a digital beam can be effectively distributed over the available processors. Further, the processor according to the invention allows a highly scalable ring structure wherein the number of processors increases linearly with number of phased array antenna elements and the communication load remains the same. The structure is thus fully scalable regarding the number of digital beams, the number of phased array antenna elements and the number of processors. In addition, since only intermediate results are transmitted, there is a low communication load on array level while the communication between the processors is minimal. Further, a hierarchical beam forming structure can be realized without a hierarchy in the processor structure.
Further, the invention relates to a method for processing. In addition, the invention relates to a computer program product. A computer program product may comprise a set of computer executable instructions stored on a data carrier, such as a flash memory, a CD or a DVD. The set of computer executable instructions, which allow a programmable computer to carry out the method as defined above, may also be available for downloading from a remote server, for example via the Internet.
Other advantageous embodiments according to the invention are described in the following claims.
By way of example only, embodiments of the present invention will now be described with reference to the accompanying figures in which Fig. 1 shows a schematic view of a phased array antenna signal processing structure according to the invention;
Fig. 2 shows a schematic view of a compressor in the structure of
Fig. 1;
Fig. 3 shows a schematic view of three subsequent processors in the structure of Fig. 1; and
Fig. 4 shows a flow chart of a method according to the invention. The figures are merely schematic views of a preferred embodiment according to the invention. In the figures, the same reference numbers refer to equal or corresponding parts.
Figure 1 shows a schematic view of a phased array antenna signal processing structure 1 according to the invention. The structure 1 includes a multiple number of identical processors 2a-h that are communicatively connected in a ring structure. In the shown embodiment, the ring structure is composed of eight processors 2a-h and a central unit that are interconnected via two sets of communication lines 4, viz. a set of communication lines 4a transmitting intermediate beam data and a set of communication lines 4b transmitting final beam data. The set of communication lines 4a,b can be physically distinct lines or logically distinct lines.
Figure 2 shows a schematic view of a processor 2 from the ring structure 1. The processor 2, also called tile, includes a digital beam forming unit 5, also called beam former, for generating partial beam data from digitized samples of a set of phased array antenna elements. Further, the processor 2 includes a first adder 6, also called samples adder, for adding the generated partial beam data. In addition, the processor 2 includes a number of terminals for communication with other devices.
More specifically, the processor 2 includes a first set of input terminals 7 for receiving intermediate beam data 44a from a preceding processor in the ring 1, a first set of output terminals 8 for transmitting new intermediate beam data 44a to a subsequent processor in the ring 1, a second set of input terminals 9 for receiving digitized samples 12 of a phased array antenna set, a third set of input terminals 10 for receiving digital beam coefficients 11, a fourth set of input terminals 13 and a second set of output terminals 14 for receiving and transmitting, respectively, final beam data 44b.
In order to obtain the ring structure, the first set of input terminals
7 of a particular processor 2c are connected the first set of output terminals 8 of a preceding processor 2b in the ring 1. Similarly, the first set of output terminals 8 of the particular processor 2c are connected to the set of input terminals 7 of a subsequent processor 2d in the ring 1. Analogously, the fourth set of input terminals 13 and the second set of output terminals 14 of subsequent processors 2 in the ring structure 1 form the second set of communication lines for the final beam data 44b.
Each processor 2 contains the same number of input terminals in the second set of input terminals 9, so that each processor can process the same number of samples 12. In the shown example, the processor 2 includes 32 first input terminals 9, also called sample input channels. Then, the ring structure 1, including in the shown example 9 processors 2, is able to process 256 channels of digital samples. Thereto, a phased array antenna structure is split into 8 sets of phased array antenna elements, each feeding a
corresponding processor 2.
Also the central unit 3 is provided with corresponding sets of input terminals and output terminals for receiving the intermediate beam data 4a and the final beam data 4b.
During operation of the ring structure 1 according to the invention, each processor 2a-h receives, via the second set of input terminals 11 digitized samples 12 from the corresponding set of phased array antenna elements. Thereto, the samples have been digitized using analog to digital converters ADC's. Each processor 2 processes the samples 12 to generate partial beam data. In this process, digital beam coefficients 11 are received via the third set of input terminals 10. The digital beam forming unit 5 includes a set of multipliers for multiplying the received samples 12 with corresponding digital beam coefficients 11. Further, the digital beam forming unit 5 includes a second adder for adding corresponding multiplied samples to generate partial beam data.
In order to obtain a digital beam, each sample is multiplied with a corresponding coefficient. Then, all multiplied samples are added. Thus, in each processor 2 receiving, in the shown embodiment, 32 samples, 32 multiplied samples are added. However, according to an aspect of the invention, a multiple number of digital beams can be computed. Thereto, the same samples 12 are also multiplied with other digital beam coefficients 11 to arrive at a second set of digital beam data. Preferably, the number of digital beams is in the same order as the total number of samples, in this example, 256 digital beams. The data that is generated in the digital beam forming unit
5 are called partial beam data, since the adding process has not yet been performed over all samples, but only over the samples that are received by a common processor 2. In the following, the process of adding the partial beam data is described.
The partial beam data 15 is internally transmitted to the first adder
6 that receives also intermediate beam data 44a from the preceding processor 2 in the ring structure 1, via the first set of input terminals 9. Using the first adder, the partial beam data 15 generated by the digital beam forming unit 5 is added to the intermediate beam data 44a to get a new update of the intermediate beam data 44a. Corresponding digital beam data are added, i.e. a summation is performed over partial beam data that relate to the same digital beam. The new update of the intermediate beam data 44a is transmitted to the next processor 2 in the ring structure 1. When this process is repeated, subsequently, by the eight processors 2, all digital beams have been computed. The data of the complete digital beams are called final beam data 44b.
According to an aspect of the invention, final beam data are generated by adding intermediate beam data received at a processor to corresponding partial beam data generated by the processor, wherein the intermediate beam data are based on corresponding partial beam data generated by all other processors in the ring 1. The final beam data 44b is transmitted via the second set of output terminals.
Figure 3 shows a schematic view of three subsequent processors 2a-c in the structure 1. According to an advantageous embodiment of the invention, the computation of the final beam data 44b is evenly distributed over the processors 2, so that each processor 2 performs a similar task. In the
exemplary embodiment, each processor 2 generates 32 different final digital beams adding up to the total number of 256 digital beams. In the shown embodiment, the first processor 2a computes a block 80 of final digital beams, viz. digital beams 225-256, and seven blocks 81 of 32 intermediate digital beam data each. Similarly, the second processor 2 b computes a single block 80 of other final digital beams, viz. digital beams 193-224, and seven blocks 81 of 32 intermediate digital beam data each. The block 80 that is added, by a particular processor 2, to the communication line 4b of final data, is not changed by the other processors 2.
The central unit 3 obtains all blocks of final data 44b for further processing. The fully beam formed data referred to as final beam data available for further processing can be transmitted to units outside the ring structure. In a first embodiment, the final beam data can be transmitted to a single processor unit. However, the communication load is herewith locally increased. In a further embodiment, the final beam data are transmitted to a dedicated processor node embedded at any location in the ring structure. In yet a further embodiment, one or a few beam data sets are allocated to a single processor, so that the communication load is distributed over available processors. The latter method of communicating final beam data has the added advantage that any additional processing required per final beam data set (e.g. range- doppler processing) can be equally divided over processors as well. In order to facilitate a proper time management of the data to be processed and transmitted, a number of further input terminals and output terminals can be provided. As an example, the processor might include terminals for time controlling signals and/or for reading data such as multiplication coefficients that have been input to the processor.
It is noted that, preferably, the number of first and second input terminals, and the number of first and second output terminals coincides to optimally benefit from digital I/O terminals in the processor 2. In a different embodiment the data passed between processors can contain time stamp data to align partial beam data and intermediate beam data.
As an example, the digital samples are received at a rate of 96 K samples per second, per ADC, each sample having 8 bits that are transmitted serially.
According to a further aspect of the invention, a defect in the performance of a specific processor in the ring structure can be detected. Then, the intermediate data and the final data can be transmitted by a preceding processor in the ring, towards a subsequent processor in the ring, thus circumventing the processor having the defect. Apparently, measures have to be taken to properly delay the data or time stamp the data, so that the other processors continue in meaningfully processing the intermediate results.
Advantageously, by applying a data transfer by-pass, the ring structure can continue processing phased array antenna data, also with a defect processor, albeit with a reduced performance since the functionally eliminated processor and connected antenna element data do not contribute anymore in computing a digital beam.
In this respect it is noted that the steps of detecting a defect in the performance of a specific processor, and forwarding the intermediate data and final data transmitted by a preceding processor towards a subsequent processor can not only be performed in combination with a phased array antenna signal processing structure wherein a multiple number of processors are communicatively connected in a ring structure, but also, in combination with a more general phased array antenna signal processing structure wherein a multiple number of processors are communicatively connected in a chain structure
The processor can be implemented in various ways, e.g. as an FPGA, an ASIC, a DSP or a general purpose processor, e.g. using a laptop.
Figure 4 shows a flow chart of an embodiment of the method according to the invention. The method is used for processing phased array antenna digitized samples. The method comprises the steps of generating (100) partial beam data using a processor processing a digitized samples received from a set of phased arrays, receiving (110), at the processor, intermediate beam data from another processor processing digitized samples received from another set of phased array antenna elements, generating (120) new
intermediate beam data by adding the partial beam data to the corresponding received intermediate beam data, and
transmitting (130) the new intermediate beam data to yet a further processor processing digitized samples received from a further set of phased arrays.
The method of processing phased array antenna digitized samples can be performed using dedicated hardware structures, such as FPGA and/or ASIC components. Otherwise, the method can also at least partially be performed using a computer program product comprising instructions for causing a processor of the computer system to perform the above described steps of the method according to the invention. All steps can in principle be performed on a single processor. However it is noted that at least one step can be performed on a separate processor, e.g. the step of transmitting the new intermediate beam data to yet a further processor processing digitized samples received from a further set of phased arrays.
The invention is not restricted to the embodiments described herein. It will be understood that many variants are possible. It is noted that another number of processors and another total number of samples can be chosen. Further, another number of input terminals in the second set of input terminals of the processors can be chosen.
In addition, the processor can include further processing functions such as analog-digital conversion, calibration etc. Calibration can be
implemented as an additional multiplication, for the sake of a simple design, or as an additional addition, for the sake of computational efficiency.
The digital beam forming unit can process on the real and imaginary part of the samples. Otherwise, also the amplitude and phase components can be processed. Further, by signal decomposition in frequency and phase components, an efficient Hilbert operation can optionally be applied.
Other such variants will be apparent for the person skilled in the art and are considered to lie within the scope of the invention as determined in the following claims.

Claims

Claims
1. A phased array antenna signal processing structure, comprising a processor that includes a digital beam forming unit for generating partial beam data from digitized samples of a set of phased array antenna elements, and wherein the processor further comprises:
- a first set of input terminals for receiving intermediate beam data from another processor;
- a first adder for generating new intermediate beam data by adding partial beam data generated by the digital beam forming unit to the corresponding received intermediate beam data ;
- a first set of output terminals for transmitting the new intermediate beam data;
- a second set of input terminals for receiving the digitized samples of a phased array antenna set;
- a third set of input terminals for receiving digital beam coefficients;
and wherein the digital beam forming unit comprises a set of multipliers for multiplying the received samples with corresponding digital beam coefficients; and a second adder for adding corresponding multiplied samples to generate partial beam data.
2. A structure according to claim, wherein the partial beam data and the intermediate beam data include data relating to multiple digital beams.
3. A structure according to any of the preceding claims, comprising a multiple number of processors communicatively connected in a ring structure.
4. A structure according to claim 3, wherein the first set of input terminals of a particular processor are connected to the first set of output terminals of a preceding processor in the ring, and wherein the first set of output terminals of the particular processor are connected to the first set of input terminals of a subsequent processor in the ring.
5. A structure according to claim 3 or 4, wherein each of the processors are arranged for processing samples of a corresponding set of phased array antennas.
6. A structure according to any of claims 3-5, wherein each processor contains the same number of input terminals in the second set of input terminals.
7. A structure according to any of claims 3-6, further comprising a central unit, included in the ring, for receiving final beam data.
8. A structure according to any of claims 3-7, wherein the processors further include a fourth set of input terminals and a second set of output terminals for receiving and transmitting, respectively, final beam data.
9. A structure according to any of claims 3-8, wherein the adder in each processor is arranged for generating final beam data by adding received intermediate beam data to corresponding partial beam data generated by the digital beam forming unit wherein the intermediate beam data is based on corresponding partial beam data generated by all other processors in the ring.
10. A structure according to any of claims 3-9, wherein the processors are identical.
11. A method for processing phased array antenna digitized samples, comprising the steps of:
- generating partial beam data using a processor processing a digitized samples received from a set of phased array antenna elements;
- receiving, at the processor, intermediate beam data from another processor processing digitized samples received from another set of phased arrays;
- generating new intermediate beam data by adding the partial beam data to the corresponding received intermediate beam data; and
- transmitting the new intermediate beam data to yet a further processor processing digitized samples received from a further set of phased arrays.
12. A method according to claim 11, further comprising the steps of: - splitting the digitized samples of the phased array antennas into a multiple number of N digitized sample sets;
- generating partial beam data using N processors communicatively connected in a ring structure, each processor processing a corresponding digitized sample set;
- receiving, at each processor, intermediate beam data from a preceding processor in the ring;
- generating, by each processor, new intermediate beam data by adding the intermediate beam data that is received at each processor to corresponding partial beam data generated by said processor; and
- transmitting all new intermediate beam data to the subsequent processor in the ring.
13. A method according to claim 12, further comprising generating final beam data by performing the steps of:
- adding intermediate beam data received at a processor to corresponding partial beam data generated by the processor wherein the intermediate beam data are based on corresponding partial beam data generated by all other processors in the ring; and
- deciding whether the added intermediate beam data is complete and can be transferred as final beam data instead of intermediate beam data.
14. A method according to claim 13 , further comprising a step of performing additional processing on the final beam data.
15. A method according to claim 14, further comprising detecting a defect in the performance of a specific processor in the ring structure, and forwarding the intermediate data and final data transmitted by a preceding processor in the ring, to a subsequent processor in the ring.
16. A computer program product for processing phased array antenna digitized samples, the computer program product comprising computer readable code for causing a processor to perform the steps of: - generating partial beam data using a processor processing a digitized samples received from a set of phased array antenna elements;
- receiving, at the processor, intermediate beam data from another processor processing digitized samples received from another set of phased arrays; - generating new intermediate beam data by adding the partial beam data to the corresponding received intermediate beam data; and
- transmitting the new intermediate beam data to yet a further processor processing digitized samples received from a further set of phased array antenna elements.
EP11712048.5A 2010-03-24 2011-03-23 A phased array antenna signal processing structure, a method and a computer program product Active EP2550706B1 (en)

Priority Applications (1)

Application Number Priority Date Filing Date Title
EP11712048.5A EP2550706B1 (en) 2010-03-24 2011-03-23 A phased array antenna signal processing structure, a method and a computer program product

Applications Claiming Priority (3)

Application Number Priority Date Filing Date Title
EP10157564A EP2369679A1 (en) 2010-03-24 2010-03-24 A phased array antenna signal processing structure, a method and a computer program product
EP11712048.5A EP2550706B1 (en) 2010-03-24 2011-03-23 A phased array antenna signal processing structure, a method and a computer program product
PCT/NL2011/050198 WO2011119028A1 (en) 2010-03-24 2011-03-23 A phased array antenna signal processing structure, a method and a computer program product

Publications (2)

Publication Number Publication Date
EP2550706A1 true EP2550706A1 (en) 2013-01-30
EP2550706B1 EP2550706B1 (en) 2019-05-08

Family

ID=42537741

Family Applications (2)

Application Number Title Priority Date Filing Date
EP10157564A Withdrawn EP2369679A1 (en) 2010-03-24 2010-03-24 A phased array antenna signal processing structure, a method and a computer program product
EP11712048.5A Active EP2550706B1 (en) 2010-03-24 2011-03-23 A phased array antenna signal processing structure, a method and a computer program product

Family Applications Before (1)

Application Number Title Priority Date Filing Date
EP10157564A Withdrawn EP2369679A1 (en) 2010-03-24 2010-03-24 A phased array antenna signal processing structure, a method and a computer program product

Country Status (2)

Country Link
EP (2) EP2369679A1 (en)
WO (1) WO2011119028A1 (en)

Families Citing this family (2)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
WO2022109733A1 (en) * 2020-11-24 2022-06-02 Macdonald, Dettwiler And Associates Corporation System and method for distributed beamforming
US20240178558A1 (en) * 2022-11-28 2024-05-30 Tron Future Tech Inc. Beamforming antenna device and method for operating a beamforming antenna device

Family Cites Families (2)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US7277051B2 (en) * 2002-09-30 2007-10-02 Telefonaktiebolaget Lm Ericsson (Publ.) Method and a unit for beam control of an array antenna
KR101013065B1 (en) * 2007-04-27 2011-02-14 삼성전자주식회사 Apparatus and method for performing low power amplification in wireless communication system

Non-Patent Citations (1)

* Cited by examiner, † Cited by third party
Title
See references of WO2011119028A1 *

Also Published As

Publication number Publication date
EP2550706B1 (en) 2019-05-08
EP2369679A1 (en) 2011-09-28
WO2011119028A1 (en) 2011-09-29

Similar Documents

Publication Publication Date Title
CN102761335B (en) The multiplier-less algorithm that sample time in double-channel time interleaving analog-to-digital converter and gain non-match error are estimated
US11201400B2 (en) Modular parallel beamforming system and associated methods
da Silva et al. Design Considerations When Accelerating an FPGA‐Based Digital Microphone Array for Sound‐Source Localization
CN100438211C (en) Method and unit for beam steering of an antenna array
da Silva et al. Design Exploration and Performance Strategies towards Power‐Efficient FPGA‐Based Architectures for Sound Source Localization
EP2550706B1 (en) A phased array antenna signal processing structure, a method and a computer program product
CN107889542B (en) Signal distribution network
CN115586501A (en) FPGA-based multichannel baseband data amplitude-phase compensation implementation method
KR101922018B1 (en) Multichannel analog to digital converter apparatus and method for using
CN106357273A (en) Sigma-delta modulator
US20190273524A1 (en) Methods and systems for utilizing ultra-efficiency low noise configurations for phased array antennas
CN107111662A (en) Systems, devices and methods for processing data
EP1184980A2 (en) Digital receiver
JP4439280B2 (en) DBF antenna system
US11552655B2 (en) Digital radio frequency transmitter and wireless communication device including the same
US10277239B2 (en) Averaging modules
JP4864926B2 (en) Array antenna
JP4749096B2 (en) Median filter, median filter initialization method, and position identification device
EP2456008A1 (en) Beam-switching antenna
US9917623B1 (en) Digital beamforming architecture
KR20120122899A (en) Multiplier-free algorithms for sample-time and gain mismatch error estimation in a two-channel time-interleaved analog-to-digital converter
US8964906B1 (en) Digital signal processing apparatus having parameter memory device and process of using such
US20240413843A1 (en) Variable-rate true-time delay filter
JP5667013B2 (en) Wireless communication apparatus and reception weight updating method
CN117688995A (en) A convolution operation accelerator and related methods

Legal Events

Date Code Title Description
PUAI Public reference made under article 153(3) epc to a published international application that has entered the european phase

Free format text: ORIGINAL CODE: 0009012

17P Request for examination filed

Effective date: 20120926

AK Designated contracting states

Kind code of ref document: A1

Designated state(s): AL AT BE BG CH CY CZ DE DK EE ES FI FR GB GR HR HU IE IS IT LI LT LU LV MC MK MT NL NO PL PT RO RS SE SI SK SM TR

DAX Request for extension of the european patent (deleted)
RAP1 Party data changed (applicant data changed or rights of an application transferred)

Owner name: NEDERLANDSE ORGANISATIE VOOR TOEGEPAST- NATUURWETE

STAA Information on the status of an ep patent application or granted ep patent

Free format text: STATUS: EXAMINATION IS IN PROGRESS

17Q First examination report despatched

Effective date: 20180103

GRAP Despatch of communication of intention to grant a patent

Free format text: ORIGINAL CODE: EPIDOSNIGR1

STAA Information on the status of an ep patent application or granted ep patent

Free format text: STATUS: GRANT OF PATENT IS INTENDED

RIC1 Information provided on ipc code assigned before grant

Ipc: H01Q 3/34 20060101ALI20181015BHEP

Ipc: H01Q 21/00 20060101AFI20181015BHEP

INTG Intention to grant announced

Effective date: 20181108

GRAS Grant fee paid

Free format text: ORIGINAL CODE: EPIDOSNIGR3

GRAA (expected) grant

Free format text: ORIGINAL CODE: 0009210

STAA Information on the status of an ep patent application or granted ep patent

Free format text: STATUS: THE PATENT HAS BEEN GRANTED

AK Designated contracting states

Kind code of ref document: B1

Designated state(s): AL AT BE BG CH CY CZ DE DK EE ES FI FR GB GR HR HU IE IS IT LI LT LU LV MC MK MT NL NO PL PT RO RS SE SI SK SM TR

REG Reference to a national code

Ref country code: GB

Ref legal event code: FG4D

REG Reference to a national code

Ref country code: CH

Ref legal event code: EP

Ref country code: AT

Ref legal event code: REF

Ref document number: 1131685

Country of ref document: AT

Kind code of ref document: T

Effective date: 20190515

REG Reference to a national code

Ref country code: IE

Ref legal event code: FG4D

REG Reference to a national code

Ref country code: DE

Ref legal event code: R096

Ref document number: 602011058722

Country of ref document: DE

REG Reference to a national code

Ref country code: NL

Ref legal event code: FP

REG Reference to a national code

Ref country code: LT

Ref legal event code: MG4D

PG25 Lapsed in a contracting state [announced via postgrant information from national office to epo]

Ref country code: ES

Free format text: LAPSE BECAUSE OF FAILURE TO SUBMIT A TRANSLATION OF THE DESCRIPTION OR TO PAY THE FEE WITHIN THE PRESCRIBED TIME-LIMIT

Effective date: 20190508

Ref country code: PT

Free format text: LAPSE BECAUSE OF FAILURE TO SUBMIT A TRANSLATION OF THE DESCRIPTION OR TO PAY THE FEE WITHIN THE PRESCRIBED TIME-LIMIT

Effective date: 20190908

Ref country code: AL

Free format text: LAPSE BECAUSE OF FAILURE TO SUBMIT A TRANSLATION OF THE DESCRIPTION OR TO PAY THE FEE WITHIN THE PRESCRIBED TIME-LIMIT

Effective date: 20190508

Ref country code: SE

Free format text: LAPSE BECAUSE OF FAILURE TO SUBMIT A TRANSLATION OF THE DESCRIPTION OR TO PAY THE FEE WITHIN THE PRESCRIBED TIME-LIMIT

Effective date: 20190508

Ref country code: HR

Free format text: LAPSE BECAUSE OF FAILURE TO SUBMIT A TRANSLATION OF THE DESCRIPTION OR TO PAY THE FEE WITHIN THE PRESCRIBED TIME-LIMIT

Effective date: 20190508

Ref country code: LT

Free format text: LAPSE BECAUSE OF FAILURE TO SUBMIT A TRANSLATION OF THE DESCRIPTION OR TO PAY THE FEE WITHIN THE PRESCRIBED TIME-LIMIT

Effective date: 20190508

Ref country code: NO

Free format text: LAPSE BECAUSE OF FAILURE TO SUBMIT A TRANSLATION OF THE DESCRIPTION OR TO PAY THE FEE WITHIN THE PRESCRIBED TIME-LIMIT

Effective date: 20190808

Ref country code: FI

Free format text: LAPSE BECAUSE OF FAILURE TO SUBMIT A TRANSLATION OF THE DESCRIPTION OR TO PAY THE FEE WITHIN THE PRESCRIBED TIME-LIMIT

Effective date: 20190508

PG25 Lapsed in a contracting state [announced via postgrant information from national office to epo]

Ref country code: RS

Free format text: LAPSE BECAUSE OF FAILURE TO SUBMIT A TRANSLATION OF THE DESCRIPTION OR TO PAY THE FEE WITHIN THE PRESCRIBED TIME-LIMIT

Effective date: 20190508

Ref country code: GR

Free format text: LAPSE BECAUSE OF FAILURE TO SUBMIT A TRANSLATION OF THE DESCRIPTION OR TO PAY THE FEE WITHIN THE PRESCRIBED TIME-LIMIT

Effective date: 20190809

Ref country code: LV

Free format text: LAPSE BECAUSE OF FAILURE TO SUBMIT A TRANSLATION OF THE DESCRIPTION OR TO PAY THE FEE WITHIN THE PRESCRIBED TIME-LIMIT

Effective date: 20190508

Ref country code: BG

Free format text: LAPSE BECAUSE OF FAILURE TO SUBMIT A TRANSLATION OF THE DESCRIPTION OR TO PAY THE FEE WITHIN THE PRESCRIBED TIME-LIMIT

Effective date: 20190808

REG Reference to a national code

Ref country code: AT

Ref legal event code: MK05

Ref document number: 1131685

Country of ref document: AT

Kind code of ref document: T

Effective date: 20190508

PG25 Lapsed in a contracting state [announced via postgrant information from national office to epo]

Ref country code: DK

Free format text: LAPSE BECAUSE OF FAILURE TO SUBMIT A TRANSLATION OF THE DESCRIPTION OR TO PAY THE FEE WITHIN THE PRESCRIBED TIME-LIMIT

Effective date: 20190508

Ref country code: RO

Free format text: LAPSE BECAUSE OF FAILURE TO SUBMIT A TRANSLATION OF THE DESCRIPTION OR TO PAY THE FEE WITHIN THE PRESCRIBED TIME-LIMIT

Effective date: 20190508

Ref country code: SK

Free format text: LAPSE BECAUSE OF FAILURE TO SUBMIT A TRANSLATION OF THE DESCRIPTION OR TO PAY THE FEE WITHIN THE PRESCRIBED TIME-LIMIT

Effective date: 20190508

Ref country code: CZ

Free format text: LAPSE BECAUSE OF FAILURE TO SUBMIT A TRANSLATION OF THE DESCRIPTION OR TO PAY THE FEE WITHIN THE PRESCRIBED TIME-LIMIT

Effective date: 20190508

Ref country code: AT

Free format text: LAPSE BECAUSE OF FAILURE TO SUBMIT A TRANSLATION OF THE DESCRIPTION OR TO PAY THE FEE WITHIN THE PRESCRIBED TIME-LIMIT

Effective date: 20190508

Ref country code: EE

Free format text: LAPSE BECAUSE OF FAILURE TO SUBMIT A TRANSLATION OF THE DESCRIPTION OR TO PAY THE FEE WITHIN THE PRESCRIBED TIME-LIMIT

Effective date: 20190508

REG Reference to a national code

Ref country code: DE

Ref legal event code: R097

Ref document number: 602011058722

Country of ref document: DE

PG25 Lapsed in a contracting state [announced via postgrant information from national office to epo]

Ref country code: SM

Free format text: LAPSE BECAUSE OF FAILURE TO SUBMIT A TRANSLATION OF THE DESCRIPTION OR TO PAY THE FEE WITHIN THE PRESCRIBED TIME-LIMIT

Effective date: 20190508

Ref country code: IT

Free format text: LAPSE BECAUSE OF FAILURE TO SUBMIT A TRANSLATION OF THE DESCRIPTION OR TO PAY THE FEE WITHIN THE PRESCRIBED TIME-LIMIT

Effective date: 20190508

PLBE No opposition filed within time limit

Free format text: ORIGINAL CODE: 0009261

STAA Information on the status of an ep patent application or granted ep patent

Free format text: STATUS: NO OPPOSITION FILED WITHIN TIME LIMIT

PG25 Lapsed in a contracting state [announced via postgrant information from national office to epo]

Ref country code: TR

Free format text: LAPSE BECAUSE OF FAILURE TO SUBMIT A TRANSLATION OF THE DESCRIPTION OR TO PAY THE FEE WITHIN THE PRESCRIBED TIME-LIMIT

Effective date: 20190508

26N No opposition filed

Effective date: 20200211

PG25 Lapsed in a contracting state [announced via postgrant information from national office to epo]

Ref country code: PL

Free format text: LAPSE BECAUSE OF FAILURE TO SUBMIT A TRANSLATION OF THE DESCRIPTION OR TO PAY THE FEE WITHIN THE PRESCRIBED TIME-LIMIT

Effective date: 20190508

PG25 Lapsed in a contracting state [announced via postgrant information from national office to epo]

Ref country code: SI

Free format text: LAPSE BECAUSE OF FAILURE TO SUBMIT A TRANSLATION OF THE DESCRIPTION OR TO PAY THE FEE WITHIN THE PRESCRIBED TIME-LIMIT

Effective date: 20190508

PG25 Lapsed in a contracting state [announced via postgrant information from national office to epo]

Ref country code: MC

Free format text: LAPSE BECAUSE OF FAILURE TO SUBMIT A TRANSLATION OF THE DESCRIPTION OR TO PAY THE FEE WITHIN THE PRESCRIBED TIME-LIMIT

Effective date: 20190508

REG Reference to a national code

Ref country code: CH

Ref legal event code: PL

REG Reference to a national code

Ref country code: BE

Ref legal event code: MM

Effective date: 20200331

PG25 Lapsed in a contracting state [announced via postgrant information from national office to epo]

Ref country code: LU

Free format text: LAPSE BECAUSE OF NON-PAYMENT OF DUE FEES

Effective date: 20200323

PG25 Lapsed in a contracting state [announced via postgrant information from national office to epo]

Ref country code: IE

Free format text: LAPSE BECAUSE OF NON-PAYMENT OF DUE FEES

Effective date: 20200323

Ref country code: CH

Free format text: LAPSE BECAUSE OF NON-PAYMENT OF DUE FEES

Effective date: 20200331

Ref country code: LI

Free format text: LAPSE BECAUSE OF NON-PAYMENT OF DUE FEES

Effective date: 20200331

PG25 Lapsed in a contracting state [announced via postgrant information from national office to epo]

Ref country code: BE

Free format text: LAPSE BECAUSE OF NON-PAYMENT OF DUE FEES

Effective date: 20200331

PG25 Lapsed in a contracting state [announced via postgrant information from national office to epo]

Ref country code: MT

Free format text: LAPSE BECAUSE OF FAILURE TO SUBMIT A TRANSLATION OF THE DESCRIPTION OR TO PAY THE FEE WITHIN THE PRESCRIBED TIME-LIMIT

Effective date: 20190508

Ref country code: CY

Free format text: LAPSE BECAUSE OF FAILURE TO SUBMIT A TRANSLATION OF THE DESCRIPTION OR TO PAY THE FEE WITHIN THE PRESCRIBED TIME-LIMIT

Effective date: 20190508

PG25 Lapsed in a contracting state [announced via postgrant information from national office to epo]

Ref country code: MK

Free format text: LAPSE BECAUSE OF FAILURE TO SUBMIT A TRANSLATION OF THE DESCRIPTION OR TO PAY THE FEE WITHIN THE PRESCRIBED TIME-LIMIT

Effective date: 20190508

Ref country code: IS

Free format text: LAPSE BECAUSE OF FAILURE TO SUBMIT A TRANSLATION OF THE DESCRIPTION OR TO PAY THE FEE WITHIN THE PRESCRIBED TIME-LIMIT

Effective date: 20190908

P01 Opt-out of the competence of the unified patent court (upc) registered

Effective date: 20230522

PGFP Annual fee paid to national office [announced via postgrant information from national office to epo]

Ref country code: GB

Payment date: 20260324

Year of fee payment: 16

PGFP Annual fee paid to national office [announced via postgrant information from national office to epo]

Ref country code: DE

Payment date: 20260319

Year of fee payment: 16

PGFP Annual fee paid to national office [announced via postgrant information from national office to epo]

Ref country code: NL

Payment date: 20260319

Year of fee payment: 16

PGFP Annual fee paid to national office [announced via postgrant information from national office to epo]

Ref country code: FR

Payment date: 20260320

Year of fee payment: 16