EP2529325B1 - Method and apparatus for interconnect layout in an integrated circuit - Google Patents
Method and apparatus for interconnect layout in an integrated circuit Download PDFInfo
- Publication number
- EP2529325B1 EP2529325B1 EP10800847.5A EP10800847A EP2529325B1 EP 2529325 B1 EP2529325 B1 EP 2529325B1 EP 10800847 A EP10800847 A EP 10800847A EP 2529325 B1 EP2529325 B1 EP 2529325B1
- Authority
- EP
- European Patent Office
- Prior art keywords
- vias
- subset
- layer
- conductive layers
- bond pads
- Prior art date
- Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
- Active
Links
- 238000000034 method Methods 0.000 title claims description 25
- 239000002184 metal Substances 0.000 claims description 64
- 229910052751 metal Inorganic materials 0.000 claims description 64
- 239000002245 particle Substances 0.000 claims description 32
- 239000000758 substrate Substances 0.000 claims description 23
- 239000004065 semiconductor Substances 0.000 claims description 20
- 239000000463 material Substances 0.000 claims description 14
- 229910000679 solder Inorganic materials 0.000 claims description 13
- 238000004519 manufacturing process Methods 0.000 claims description 8
- 239000003989 dielectric material Substances 0.000 claims description 7
- 238000012795 verification Methods 0.000 description 12
- 230000000116 mitigating effect Effects 0.000 description 8
- 238000010586 diagram Methods 0.000 description 6
- 238000005516 engineering process Methods 0.000 description 6
- 230000000903 blocking effect Effects 0.000 description 3
- 230000008569 process Effects 0.000 description 3
- 239000004020 conductor Substances 0.000 description 2
- 239000010949 copper Substances 0.000 description 2
- 230000005865 ionizing radiation Effects 0.000 description 2
- RYGMFSIKBFXOCR-UHFFFAOYSA-N Copper Chemical compound [Cu] RYGMFSIKBFXOCR-UHFFFAOYSA-N 0.000 description 1
- 229910000978 Pb alloy Inorganic materials 0.000 description 1
- XUIMIQQOPSSXEZ-UHFFFAOYSA-N Silicon Chemical compound [Si] XUIMIQQOPSSXEZ-UHFFFAOYSA-N 0.000 description 1
- ATJFFYVFTNAWJD-UHFFFAOYSA-N Tin Chemical compound [Sn] ATJFFYVFTNAWJD-UHFFFAOYSA-N 0.000 description 1
- 229910052782 aluminium Inorganic materials 0.000 description 1
- XAGFODPZIPBFFR-UHFFFAOYSA-N aluminium Chemical compound [Al] XAGFODPZIPBFFR-UHFFFAOYSA-N 0.000 description 1
- 238000004458 analytical method Methods 0.000 description 1
- 230000015572 biosynthetic process Effects 0.000 description 1
- 238000012512 characterization method Methods 0.000 description 1
- 230000000295 complement effect Effects 0.000 description 1
- 229910052802 copper Inorganic materials 0.000 description 1
- 230000000694 effects Effects 0.000 description 1
- 230000006870 function Effects 0.000 description 1
- 230000010354 integration Effects 0.000 description 1
- 229910044991 metal oxide Inorganic materials 0.000 description 1
- 150000004706 metal oxides Chemical class 0.000 description 1
- 238000001465 metallisation Methods 0.000 description 1
- 150000002739 metals Chemical class 0.000 description 1
- 230000003287 optical effect Effects 0.000 description 1
- 238000004806 packaging method and process Methods 0.000 description 1
- 238000012536 packaging technology Methods 0.000 description 1
- 230000037361 pathway Effects 0.000 description 1
- 230000004044 response Effects 0.000 description 1
- 229910052710 silicon Inorganic materials 0.000 description 1
- 239000010703 silicon Substances 0.000 description 1
- 230000003068 static effect Effects 0.000 description 1
- 230000009466 transformation Effects 0.000 description 1
Images
Classifications
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L23/00—Details of semiconductor or other solid state devices
- H01L23/552—Protection against radiation, e.g. light or electromagnetic waves
- H01L23/556—Protection against radiation, e.g. light or electromagnetic waves against alpha rays
-
- G—PHYSICS
- G06—COMPUTING; CALCULATING OR COUNTING
- G06F—ELECTRIC DIGITAL DATA PROCESSING
- G06F30/00—Computer-aided design [CAD]
- G06F30/30—Circuit design
- G06F30/39—Circuit design at the physical level
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L23/00—Details of semiconductor or other solid state devices
- H01L23/48—Arrangements for conducting electric current to or from the solid state body in operation, e.g. leads, terminal arrangements ; Selection of materials therefor
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L23/00—Details of semiconductor or other solid state devices
- H01L23/52—Arrangements for conducting electric current within the device in operation from one component to another, i.e. interconnections, e.g. wires, lead frames
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L23/00—Details of semiconductor or other solid state devices
- H01L23/58—Structural electrical arrangements for semiconductor devices not otherwise provided for, e.g. in combination with batteries
- H01L23/585—Structural electrical arrangements for semiconductor devices not otherwise provided for, e.g. in combination with batteries comprising conductive layers or plates or strips or rods or rings
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
- H01L2224/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
- H01L2224/02—Bonding areas; Manufacturing methods related thereto
- H01L2224/04—Structure, shape, material or disposition of the bonding areas prior to the connecting process
- H01L2224/0401—Bonding areas specifically adapted for bump connectors, e.g. under bump metallisation [UBM]
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
- H01L2224/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
- H01L2224/10—Bump connectors; Manufacturing methods related thereto
- H01L2224/12—Structure, shape, material or disposition of the bump connectors prior to the connecting process
- H01L2224/13—Structure, shape, material or disposition of the bump connectors prior to the connecting process of an individual bump connector
- H01L2224/13001—Core members of the bump connector
- H01L2224/13099—Material
- H01L2224/131—Material with a principal constituent of the material being a metal or a metalloid, e.g. boron [B], silicon [Si], germanium [Ge], arsenic [As], antimony [Sb], tellurium [Te] and polonium [Po], and alloys thereof
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L24/00—Arrangements for connecting or disconnecting semiconductor or solid-state bodies; Methods or apparatus related thereto
- H01L24/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
- H01L24/02—Bonding areas ; Manufacturing methods related thereto
- H01L24/04—Structure, shape, material or disposition of the bonding areas prior to the connecting process
- H01L24/05—Structure, shape, material or disposition of the bonding areas prior to the connecting process of an individual bonding area
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L24/00—Arrangements for connecting or disconnecting semiconductor or solid-state bodies; Methods or apparatus related thereto
- H01L24/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
- H01L24/10—Bump connectors ; Manufacturing methods related thereto
- H01L24/12—Structure, shape, material or disposition of the bump connectors prior to the connecting process
- H01L24/13—Structure, shape, material or disposition of the bump connectors prior to the connecting process of an individual bump connector
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2924/00—Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
- H01L2924/0001—Technical content checked by a classifier
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2924/00—Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
- H01L2924/013—Alloys
- H01L2924/0132—Binary Alloys
- H01L2924/01327—Intermediate phases, i.e. intermetallics compounds
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2924/00—Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
- H01L2924/10—Details of semiconductor or other solid state devices to be connected
- H01L2924/11—Device type
- H01L2924/14—Integrated circuits
Definitions
- An embodiment relates generally to semiconductor devices and, more particularly, to a method and apparatus for interconnect layout in an integrated circuit (IC).
- IC integrated circuit
- Integrated circuits (ICs) fabricated using complementary metal oxide semiconductor (CMOS) technologies are susceptible to alpha particles.
- Alpha particles may cause single event upsets or soft errors during operation of the IC.
- alpha particles can cause ionizing radiation when passing through semiconductor device junctions. The ionizing radiation can upset or flip the state of various semiconductor structures, such as a memory cell (e.g., static random access memory (SRAM) cell, such as a conventional 6-transistor or 6T-SRAM).
- SRAM static random access memory
- 6T-SRAM 6-transistor
- a common source of alpha particles is the bump material used in assembling, packaging, and/or mounting ICs.
- the Controlled-Collapse Chip Connection (C4) packaging technology utilizes solder bumps deposited on solder wettable metal terminals of the IC and a matching footprint of solder wettable terminals on a substrate.
- the solder typically includes approximately 95% to 97% by weight of lead (Pb), with the remainder being made up by tin (Sn), although other materials and percentages of materials can be employed.
- Pb lead
- Sn tin
- the most common material used for bumps is lead or a lead alloy.
- lead is a source of alpha particles.
- Alpha particles from solder bumps can penetrate through the interconnect layer of an IC and reach the underlying semiconductor structures, potentially causing the aforementioned single event upsets as taught by HENRY H K TANG ET AL: "Importance of BEOL Modeling in Single Event Effect Analysis", ISSN: 0018-9499 and WANGYUAN ZHANG ET AL: "Microarchitecture soft error vulnerability characterization and mitigation under 3D integration technology", ISBN: 978-1-4244-2836-6 .
- the underlying metal layers do not follow a specific pattern.
- the interconnect of an IC can include large coincident spaces in the metal on several layers. In this manner, vertical channels can exist through the interconnect in which alpha particles can penetrate to underlying semiconductor structures.
- An embodiment relates to a method (for example, a computer-implemented method) of designing an integrated circuit.
- layout data describing conductive layers of the integrated circuit on a substrate can be generated according to design specification data for the integrated circuit.
- the conductive layers can include a topmost layer of bond pads.
- Metal structures in the layout data can be modified to maximize metal density in a superimposed plane of the conductive layers within a threshold volume under each of the bond pads.
- a description of the layout data can be generated on one or more masks for manufacturing the integrated circuit.
- the modifying can comprise moving, for each of the bond pads, vias on one or more of the conductive layers to produce continuous metal in the superimposed plane of the conductive layers within the threshold volume.
- the modifying can comprise moving, for each of the bond pads, each via in the conductive layers that is vertically stacked above or below another via in the conductive layers within the threshold volume.
- the modifying can comprise placing, for each of the bond pads, dummy metal structures on one or more of the conductive layers within the threshold volume.
- the modifying can comprise minimizing, for each of the bond pads, spacing between metal structures in one or more of the conductive layers within the threshold volume.
- the modifying can comprises moving or placing, for each of the bond pads, metal structures on one or more of the conductive layers to minimize non-metallic holes in the superimposed plane of the conductive layers within the threshold volume.
- the modifying can comprise adjusting, for each of the bond pads, dimensions of metal structures on one or more of the conductive layers within the threshold volume.
- the apparatus can include means for generating layout data describing conductive layers of the integrated circuit on a substrate according to design specification data for the integrated circuit, where the conductive layers can include a topmost layer of bond pads.
- the apparatus can further include means for modifying metal structures in the layout data to maximize metal density in a superimposed plane of the conductive layers within a threshold volume under each of the bond pads, and also can include means for generating a description of the layout data on one or more masks for manufacturing the integrated circuit.
- the means for modifying can include means for moving, for each of the bond pads, vias on one or more of the conductive layers to produce continuous metal in the superimposed plane of the conductive layers within the threshold volume.
- the means for modifying can include means for moving, for each of the bond pads, each via in the conductive layers that is vertically stacked above or below another via in the conductive layers within the threshold volume.
- the means for modifying can include means for placing, for each of the bond pads, dummy metal structures on one or more of the conductive layers within the threshold volume.
- the means for modifying can include means for minimizing, for each of the bond pads, spacing between metal structures in one or more of the conductive layers within the threshold volume.
- the means for modifying can include means for moving or placing, for each of the bond pads, metal structures on one or more of the conductive layers to minimize non-metallic holes in the superimposed plane of the conductive layers within the threshold volume.
- the means for modifying can include means for adjusting, for each of the bond pads, dimensions of metal structures on one or more of the conductive layers within the threshold volume.
- Yet another embodiment relates to a computer readable medium having instructions stored thereon that when executed by a processor cause the processor to perform a method of designing an integrated circuit.
- the method can include generating layout data describing conductive layers of the integrated circuit on a substrate according to design specification data for the integrated circuit, where the conductive layers can include a topmost layer of bond pads.
- the method can further include modifying metal structures in the layout data to maximize metal density in a superimposed plane of the conductive layers within a threshold volume under each of the bond pads, and generating a description of the layout data on one or more masks for manufacturing the integrated circuit.
- the modifying can include moving, for each of the bond pads, vias on one or more of the conductive layers to produce continuous metal in the superimposed plane of the conductive layers within the threshold volume.
- the modifying can further include moving, for each of the bond pads, each via in the conductive layers that is vertically stacked above or below another via in the conductive layers within the threshold volume.
- the modifying can include placing, for each of the bond pads, dummy metal structures on one or more of the conductive layers within the threshold volume.
- the modifying can further include minimizing, for each of the bond pads, spacing between metal structures in one or more of the conductive layers within the threshold volume.
- the modifying can further include adjusting, for each of the bond pads, dimensions of metal structures on one or more of the conductive layers within the threshold volume.
- a semiconductor device that can include a substrate; an interconnect stack on the substrate, where the interconnect stack can include vias; and a material on the interconnect stack, where the material can produce alpha particles, and where the vias are staggered such that there are no vertical channels through which the alpha particles can reach the substrate.
- the interconnect stack can further include a first layer on the substrate; a first subset of the vias on the first layer; a second layer on the first subset of the vias; a second subset of the vias on the second layer; and a third layer on the second subset of the vias.
- the interconnect stack can further include a third subset of the vias on the third layer; a fourth layer on the third subset of the vias; a fourth subset of the vias on the fourth layer; a fifth layer on the fourth subset of the vias; a bond pad on the fifth layer; and a dielectric material between the first layer, the first subset of the vias, the second layer, the second subset of the vias, the third layer, the third subset of the vias, the fourth layer, the fourth subset of the vias, and the fifth layer, where the material is on the bond pad.
- the first subset of the vias, the second subset of the vias, the third subset of the vias, and the fourth subset of the vias can be staggered such that there are no vertical channels in the dielectric material through which the alpha particles can reach the substrate.
- the first subset of the vias, the second subset of the vias, the third subset of the vias, and the fourth subset of the vias can be staggered such that none of the plurality of vias is vertically aligned with another one of the plurality of vias.
- the material can be a solder ball.
- a layout of an IC is produced such that the amount of alpha particle blocking material between the solder bump bond pad and the underlying semiconductor structures is maximized.
- the interconnect of an IC includes various layers of metallization in particular patterns.
- the metal may include copper (Cu), Aluminum (Al), and the like.
- Such metals are capable of blocking alpha particles.
- Specific placement of metal conductors and vias throughout the layers of interconnect e.g., beneath the bond pads) can be made to maximize the amount of metal through the establishment of rules used by layout and layout verification software.
- the rules work to ensure that the metal in the interconnect is more uniform and has little or no vertical channels through which alpha particles can penetrate.
- an embodiment advantageously reduces soft errors, such as single event upsets in memory cells.
- FIG. 1 is a block diagram depicting an exemplary embodiment a computer 100 suitable for implementing the processes described herein in accordance with one or more aspects.
- the computer 100 includes a processor 101, a memory 103, various support circuits 104, and an I/O interface 102.
- the processor 101 may include one or more microprocessors known in the art.
- the support circuits 104 for the processor 101 include conventional cache, power supplies, clock circuits, data registers, I/O interfaces, and the like.
- the I/O interface 112 may be directly coupled to the memory 103 or coupled through the processor 101.
- the I/O interface 102 is coupled to various input devices 111 (e.g., keyboard, mouse, and the like) and output devices 112 (e.g., display, printer, and the like).
- the memory 103 may store processor-executable instructions and/or data that may be executed by and/or used by the processor 101. These processor-executable instructions may comprise hardware, firmware, software, and the like, or some combination thereof. Modules having processor-executable instructions that are stored in the memory 103 include an integrated circuit (IC) design system 150.
- the computer 100 may be programmed with an operating system 154, which may be any type of operating system known in the art. At least a portion of an operating system 154 may be disposed in the memory 103.
- the memory 103 may include one or more of the following random access memory, read only memory, magneto-resistive read/write memory, optical read/write memory, cache memory, magnetic read/write memory, and the like, as well as computer readable media as described below.
- An embodiment is implemented as a program product for use with a computer system.
- Program(s) of the program product defines functions of embodiments and can be contained on a variety of computer readable media, which include, for example: (i) information permanently stored on non-writable storage media (e.g., read-only memory devices within a computer such as CD-ROM or DVD-ROM disks readable by a CD-ROM drive or a DVD drive); and (ii) alterable information stored on writable storage media (e.g., floppy disks within a diskette drive or hard-disk drive or read/writable CD or read/writable DVD).
- Such computer readable media when carrying computer-readable instructions, represent one or more embodiments.
- FIG. 2 is a block diagram depicting an exemplary embodiment of an IC design system 150 in accordance with one or more aspects.
- the system 150 includes a design specification module 202, a layout module 204, a layout verification module 208, and a mask writing module 212.
- the design specification module 202 is configured to establish a set of specifications of an IC design and produce a transistor-level and/or gate-level description of the design.
- the specifications typically describe the expected functionality of the design and may define values for various parameters, such as maximum allowable delay times, setup and hold time, operation frequency, operation conditions, silicon area constraints, power dissipation constraints, and the like.
- the design specification module 202 may provide a schematic editor or other type of editor that allows a designer to draw, place, and connect individual circuit components to generate the transistor-level and/or gate-level description, referred to as a netlist.
- the layout module 204 generates layout data for the design in response to the netlist.
- the layout data describes geometries and relative positioning of mask layers (layers) to be used in actual fabrication of circuitry and conductive interconnect for the integrated circuit.
- the layout data also includes cells, which define sets of particular devices within the integrated circuit. Cells typically contain all the polygons on all the layers required for the fabrication of the respective devices. Cells can be nested within other cells, often in very intricate arrangements. The structure of cells provides a hierarchy. Typical formats for the polygons of the layout data are GDS II (Graphic Design System II) or CIF (Caltech Intermediate Format).
- the layout verification module 208 is configured to process the layout data from the layout module 204. Once the layout module 204 creates a layout, the layout verification module 208 verifies the layout. Verification includes ensuring that the transformation from netlist to layout has been properly executed and that the layout created adheres to certain geometric design rules. Such layout verification operations are often referred to as layout versus schematic (LVS) and design rule check (DRC) operations. If the layout verification module 208 detects errors in the layout data, the layout module 204 may be invoked to modify the layout data to correct the errors. In some cases, the errors are such that the design specification module 202 must be invoked to modify the design.
- the mask writing module 212 generates a description of the layout data on masks for manufacturing of ICs.
- the layout module 204 may be invoked by a user to perform a manual layout, may generate a layout automatically from the netlist, or a combination of both.
- the layout module 204 may invoke various layout rules when producing the layout (either automatically applied or via notification to the user).
- layout rules implemented by the layout module 204 include rules that maximize the amount of metal under a bond pad on which a solder bump will be fabricated ("alpha particle mitigation" rules).
- the alpha particle mitigation rules work to prevent formation of vertical channels through the interconnect in which there is little or no metal to block alpha particles.
- the rules may also be implemented as requirements in the layout verification module 208. That is, the layout verification module 208 can enforce the alpha particle mitigation rules in combination with other known rules to verify the layout.
- an alpha particle mitigation sub-module 214 can be implemented in the layout module 204, the layout verification module 208, or both, in order to invoke and enforce the alpha particle mitigation rules and requirements described herein.
- the alpha particle mitigation sub-module 214 may also be implemented as a stand-alone module along with the layout module 204 and the layout verification module 208.
- the alpha particle mitigation sub-module 214 can implement the following rules and/or requirements or any combination thereof.
- FIG. 3 is a flow diagram depicting a method 300 of designing an IC according to some embodiments.
- the method 300 may be performed by the IC design system 150.
- the method 300 may be performed by the layout module 204, the layout verification module 206, or both, in order to implement the alpha particle sub-module 214.
- the method 300 may be performed by a separate module or in combination with one or more of the layout module 204 and/or the layout verification module 206, as noted above.
- the method 300 begins at step 302, where netlist data providing a design specification for an IC is obtained.
- layout data describing conductive layers of the IC on a substrate is generated according to the design specification in the netlist data.
- metal structures in the layout data are modified to maximize metal density in a superimposed plane of the conductive layers within a threshold volume under each bond pad. That is, the metal structures are modified below each bond pad within a threshold region, referred to as a threshold volume.
- the metal structures are modified on one or more of the conductive layers to minimize vertical channels that extend to the substrate. Thus, if all of the conductive layers are superimposed on the substrate (referred to as the superimposed plane), then ideally the superposition of the metal results in a continuous metal sheet.
- any non-metallic holes in the superimposed plane would indicate the presence of a vertical channel extending through the conductive layers to the substrate.
- the layout is modified in order to maximize metal density in the superimposed plane.
- the layout data is modified in order to minimize non-metallic holes in the superimposed plane. While steps 304 and 306 are described as separate sequential steps, it is to be understood that such steps may be performed contemporaneously during generation of layout data.
- Step 306 may include one or more sub-steps as follows.
- vias on one or more conductive layers are moved to produce continuous metal in the superimposed plane of the conductive layers within the threshold volume of each bond pad. That is, vias can be offset from one another in a manner that minimizes vertical channels in the interconnect.
- each via in the conductive layers that is vertically stacked above or below another via in the conductive layers is moved within the threshold volume of each bond pad. By staggering vias, vertical channels can be minimized.
- dummy metal structures can be placed on one or more conductive layers within the threshold volume of each bond pad.
- a "dummy metal structure" is metal that is formed on a layer, but not used in the electrical specification of the IC.
- Dummy metal structures can be selectively placed to reduce or eliminate vertical channels.
- spacing between metal structures in one or more conductive layers is minimized within the threshold volume of each bond pad. The minimizing of metal spacing must remain within the technology constraints.
- metal structures can be placed on one or more conductive layers to minimize non-metallic holes in the superimposed plane of the conductive layers within the threshold volume of each bond pad. While minimizing non-metallic holes in the superimposed plane achieves the same result as maximizing metal density in the superimposed plane, the two operations may be algorithmically different and one may be more efficient than the other given particular layouts.
- dimensions of metal structures on one or more of the conductive layers are adjusted within the threshold volume of each bond pad.
- FIG. 4 is a cross-section of an exemplary layout 400.
- the layout 400 includes a substrate 402 and interconnect 404.
- the interconnect 404 includes five layers 404-1 through 404-5 separated by dielectric material 412. It is to be understood that the interconnect 404 could have more or less conductive layers, e.g., practical ICs can have many more layers (e.g., 12 or more layers).
- a bond pad 406 is shown as part of a top-most conductive layer of the interconnect 404.
- the bond pad 406 is configured to support a solder ball 410.
- the portion of the interconnect 404 shown in the layout 400 can be considered as the threshold volume associated with the bond pad 406. Thus, metal structures within the threshold volume are arranged in order to maximize metal density in the superimposition of the conductive layers 404-1 through 404-5 in order to block alpha particles emitted by the solder ball 410.
- the interconnect 404 further includes vias 408 interconnecting different ones of the conductive layers 404-1 through 404-5.
- the vias 408 are staggered in that no one via 408 is vertically aligned with another via 408.
- staggering the vias 408 there are no vertical channels between the bond pad 406 and the substrate 402 through the dielectric material 412 of the interconnect stack 404.
- pathways through which alpha particles can readily penetrate are eliminated in the threshold volume of the bond pad 406.
- the arrangement of the interconnect 404 shown in FIG. 4 is merely illustrative. Practical layouts may have different, more complex arrangements of metal structures, but the principle shown in FIG. 4 remains the same. That is, the metal structures can be arranged to reduce or eliminate vertical channels in the dielectrics through which alpha particles can readily penetrate and reach the substrate.
Landscapes
- Engineering & Computer Science (AREA)
- Physics & Mathematics (AREA)
- Computer Hardware Design (AREA)
- General Physics & Mathematics (AREA)
- Power Engineering (AREA)
- Microelectronics & Electronic Packaging (AREA)
- Condensed Matter Physics & Semiconductors (AREA)
- Theoretical Computer Science (AREA)
- Health & Medical Sciences (AREA)
- Electromagnetism (AREA)
- Toxicology (AREA)
- Evolutionary Computation (AREA)
- Geometry (AREA)
- General Engineering & Computer Science (AREA)
- Design And Manufacture Of Integrated Circuits (AREA)
Description
- An embodiment relates generally to semiconductor devices and, more particularly, to a method and apparatus for interconnect layout in an integrated circuit (IC).
- Integrated circuits (ICs) fabricated using complementary metal oxide semiconductor (CMOS) technologies are susceptible to alpha particles. Alpha particles may cause single event upsets or soft errors during operation of the IC. In particular, alpha particles can cause ionizing radiation when passing through semiconductor device junctions. The ionizing radiation can upset or flip the state of various semiconductor structures, such as a memory cell (e.g., static random access memory (SRAM) cell, such as a conventional 6-transistor or 6T-SRAM). A common source of alpha particles is the bump material used in assembling, packaging, and/or mounting ICs. For example, the Controlled-Collapse Chip Connection (C4) packaging technology utilizes solder bumps deposited on solder wettable metal terminals of the IC and a matching footprint of solder wettable terminals on a substrate. The solder typically includes approximately 95% to 97% by weight of lead (Pb), with the remainder being made up by tin (Sn), although other materials and percentages of materials can be employed. In general, the most common material used for bumps is lead or a lead alloy. As is well known in the art, lead is a source of alpha particles. Alpha particles from solder bumps can penetrate through the interconnect layer of an IC and reach the underlying semiconductor structures, potentially causing the aforementioned single event upsets as taught by HENRY H K TANG ET AL: "Importance of BEOL Modeling in Single Event Effect Analysis", ISSN: 0018-9499 and WANGYUAN ZHANG ET AL: "Microarchitecture soft error vulnerability characterization and mitigation under 3D integration technology", ISBN: 978-1-4244-2836-6.
- In a typical pad layout of an IC (i.e., the layout of the solder wettable terminals for the solder balls), the underlying metal layers do not follow a specific pattern. Thus, the interconnect of an IC can include large coincident spaces in the metal on several layers. In this manner, vertical channels can exist through the interconnect in which alpha particles can penetrate to underlying semiconductor structures.
- Accordingly, there exists a need in the art for a method and apparatus for interconnect layout in an integrated circuit (IC) that overcomes the aforementioned disadvantages.
- An embodiment relates to a method (for example, a computer-implemented method) of designing an integrated circuit. In this embodiment, layout data describing conductive layers of the integrated circuit on a substrate can be generated according to design specification data for the integrated circuit. The conductive layers can include a topmost layer of bond pads. Metal structures in the layout data can be modified to maximize metal density in a superimposed plane of the conductive layers within a threshold volume under each of the bond pads. A description of the layout data can be generated on one or more masks for manufacturing the integrated circuit.
- In this embodiment, the modifying can comprise moving, for each of the bond pads, vias on one or more of the conductive layers to produce continuous metal in the superimposed plane of the conductive layers within the threshold volume. The modifying can comprise moving, for each of the bond pads, each via in the conductive layers that is vertically stacked above or below another via in the conductive layers within the threshold volume. The modifying can comprise placing, for each of the bond pads, dummy metal structures on one or more of the conductive layers within the threshold volume. The modifying can comprise minimizing, for each of the bond pads, spacing between metal structures in one or more of the conductive layers within the threshold volume. The modifying can comprises moving or placing, for each of the bond pads, metal structures on one or more of the conductive layers to minimize non-metallic holes in the superimposed plane of the conductive layers within the threshold volume. The modifying can comprise adjusting, for each of the bond pads, dimensions of metal structures on one or more of the conductive layers within the threshold volume.
- Another embodiment relates to an apparatus for designing an integrated circuit. In this embodiment, the apparatus can include means for generating layout data describing conductive layers of the integrated circuit on a substrate according to design specification data for the integrated circuit, where the conductive layers can include a topmost layer of bond pads. The apparatus can further include means for modifying metal structures in the layout data to maximize metal density in a superimposed plane of the conductive layers within a threshold volume under each of the bond pads, and also can include means for generating a description of the layout data on one or more masks for manufacturing the integrated circuit.
- In this embodiment, the means for modifying can include means for moving, for each of the bond pads, vias on one or more of the conductive layers to produce continuous metal in the superimposed plane of the conductive layers within the threshold volume. The means for modifying can include means for moving, for each of the bond pads, each via in the conductive layers that is vertically stacked above or below another via in the conductive layers within the threshold volume. The means for modifying can include means for placing, for each of the bond pads, dummy metal structures on one or more of the conductive layers within the threshold volume. The means for modifying can include means for minimizing, for each of the bond pads, spacing between metal structures in one or more of the conductive layers within the threshold volume. The means for modifying can include means for moving or placing, for each of the bond pads, metal structures on one or more of the conductive layers to minimize non-metallic holes in the superimposed plane of the conductive layers within the threshold volume. The means for modifying can include means for adjusting, for each of the bond pads, dimensions of metal structures on one or more of the conductive layers within the threshold volume.
- Yet another embodiment relates to a computer readable medium having instructions stored thereon that when executed by a processor cause the processor to perform a method of designing an integrated circuit. In this embodiment, the method can include generating layout data describing conductive layers of the integrated circuit on a substrate according to design specification data for the integrated circuit, where the conductive layers can include a topmost layer of bond pads. The method can further include modifying metal structures in the layout data to maximize metal density in a superimposed plane of the conductive layers within a threshold volume under each of the bond pads, and generating a description of the layout data on one or more masks for manufacturing the integrated circuit.
- In this embodiment, the modifying can include moving, for each of the bond pads, vias on one or more of the conductive layers to produce continuous metal in the superimposed plane of the conductive layers within the threshold volume. The modifying can further include moving, for each of the bond pads, each via in the conductive layers that is vertically stacked above or below another via in the conductive layers within the threshold volume. The modifying can include placing, for each of the bond pads, dummy metal structures on one or more of the conductive layers within the threshold volume. The modifying can further include minimizing, for each of the bond pads, spacing between metal structures in one or more of the conductive layers within the threshold volume. The modifying can further include adjusting, for each of the bond pads, dimensions of metal structures on one or more of the conductive layers within the threshold volume.
- Another embodiment relates to a semiconductor device that can include a substrate; an interconnect stack on the substrate, where the interconnect stack can include vias; and a material on the interconnect stack, where the material can produce alpha particles, and where the vias are staggered such that there are no vertical channels through which the alpha particles can reach the substrate.
- In this embodiment, the interconnect stack can further include a first layer on the substrate; a first subset of the vias on the first layer; a second layer on the first subset of the vias; a second subset of the vias on the second layer; and a third layer on the second subset of the vias. The interconnect stack can further include a third subset of the vias on the third layer; a fourth layer on the third subset of the vias; a fourth subset of the vias on the fourth layer; a fifth layer on the fourth subset of the vias; a bond pad on the fifth layer; and a dielectric material between the first layer, the first subset of the vias, the second layer, the second subset of the vias, the third layer, the third subset of the vias, the fourth layer, the fourth subset of the vias, and the fifth layer, where the material is on the bond pad. The first subset of the vias, the second subset of the vias, the third subset of the vias, and the fourth subset of the vias can be staggered such that there are no vertical channels in the dielectric material through which the alpha particles can reach the substrate. The first subset of the vias, the second subset of the vias, the third subset of the vias, and the fourth subset of the vias can be staggered such that none of the plurality of vias is vertically aligned with another one of the plurality of vias. The material can be a solder ball.
- Accompanying drawing(s) show exemplary embodiment(s) in accordance with one or more aspects; however, the accompanying drawing(s) should not be taken to limit the invention to the embodiment(s) shown, but are for explanation and understanding only.
-
FIG. 1 is a block diagram depicting an exemplary embodiment a computer suitable for implementing the processes described herein in accordance with one or more aspects; -
FIG. 2 is a block diagram depicting an exemplary embodiment of an IC design system in accordance with one or more aspects; -
FIG. 3 is a flow diagram depicting a method of designing an IC according to some embodiments; and -
FIG. 4 is a cross-section of an exemplary layout of an IC. - Method and apparatus for interconnect layout in an integrated circuit (IC) is described. In some embodiments, a layout of an IC is produced such that the amount of alpha particle blocking material between the solder bump bond pad and the underlying semiconductor structures is maximized. The interconnect of an IC includes various layers of metallization in particular patterns. The metal may include copper (Cu), Aluminum (Al), and the like. Such metals are capable of blocking alpha particles. Specific placement of metal conductors and vias throughout the layers of interconnect (e.g., beneath the bond pads) can be made to maximize the amount of metal through the establishment of rules used by layout and layout verification software. The rules work to ensure that the metal in the interconnect is more uniform and has little or no vertical channels through which alpha particles can penetrate. By blocking alpha particles from reaching the active semiconductor regions of the IC, an embodiment advantageously reduces soft errors, such as single event upsets in memory cells. These and further aspects may be understood with reference to the following drawings.
-
FIG. 1 is a block diagram depicting an exemplary embodiment acomputer 100 suitable for implementing the processes described herein in accordance with one or more aspects. Thecomputer 100 includes aprocessor 101, amemory 103,various support circuits 104, and an I/O interface 102. Theprocessor 101 may include one or more microprocessors known in the art. Thesupport circuits 104 for theprocessor 101 include conventional cache, power supplies, clock circuits, data registers, I/O interfaces, and the like. The I/O interface 112 may be directly coupled to thememory 103 or coupled through theprocessor 101. The I/O interface 102 is coupled to various input devices 111 (e.g., keyboard, mouse, and the like) and output devices 112 (e.g., display, printer, and the like). - The
memory 103 may store processor-executable instructions and/or data that may be executed by and/or used by theprocessor 101. These processor-executable instructions may comprise hardware, firmware, software, and the like, or some combination thereof. Modules having processor-executable instructions that are stored in thememory 103 include an integrated circuit (IC)design system 150. Thecomputer 100 may be programmed with anoperating system 154, which may be any type of operating system known in the art. At least a portion of anoperating system 154 may be disposed in thememory 103. Thememory 103 may include one or more of the following random access memory, read only memory, magneto-resistive read/write memory, optical read/write memory, cache memory, magnetic read/write memory, and the like, as well as computer readable media as described below. - An embodiment is implemented as a program product for use with a computer system. Program(s) of the program product defines functions of embodiments and can be contained on a variety of computer readable media, which include, for example: (i) information permanently stored on non-writable storage media (e.g., read-only memory devices within a computer such as CD-ROM or DVD-ROM disks readable by a CD-ROM drive or a DVD drive); and (ii) alterable information stored on writable storage media (e.g., floppy disks within a diskette drive or hard-disk drive or read/writable CD or read/writable DVD). Such computer readable media, when carrying computer-readable instructions, represent one or more embodiments.
-
FIG. 2 is a block diagram depicting an exemplary embodiment of anIC design system 150 in accordance with one or more aspects. Thesystem 150 includes adesign specification module 202, alayout module 204, alayout verification module 208, and amask writing module 212. Thedesign specification module 202 is configured to establish a set of specifications of an IC design and produce a transistor-level and/or gate-level description of the design. The specifications typically describe the expected functionality of the design and may define values for various parameters, such as maximum allowable delay times, setup and hold time, operation frequency, operation conditions, silicon area constraints, power dissipation constraints, and the like. Thedesign specification module 202 may provide a schematic editor or other type of editor that allows a designer to draw, place, and connect individual circuit components to generate the transistor-level and/or gate-level description, referred to as a netlist. - The
layout module 204 generates layout data for the design in response to the netlist. The layout data describes geometries and relative positioning of mask layers (layers) to be used in actual fabrication of circuitry and conductive interconnect for the integrated circuit. The layout data also includes cells, which define sets of particular devices within the integrated circuit. Cells typically contain all the polygons on all the layers required for the fabrication of the respective devices. Cells can be nested within other cells, often in very intricate arrangements. The structure of cells provides a hierarchy. Typical formats for the polygons of the layout data are GDS II (Graphic Design System II) or CIF (Caltech Intermediate Format). - The
layout verification module 208 is configured to process the layout data from thelayout module 204. Once thelayout module 204 creates a layout, thelayout verification module 208 verifies the layout. Verification includes ensuring that the transformation from netlist to layout has been properly executed and that the layout created adheres to certain geometric design rules. Such layout verification operations are often referred to as layout versus schematic (LVS) and design rule check (DRC) operations. If thelayout verification module 208 detects errors in the layout data, thelayout module 204 may be invoked to modify the layout data to correct the errors. In some cases, the errors are such that thedesign specification module 202 must be invoked to modify the design. Themask writing module 212 generates a description of the layout data on masks for manufacturing of ICs. - The
layout module 204 may be invoked by a user to perform a manual layout, may generate a layout automatically from the netlist, or a combination of both. Thelayout module 204 may invoke various layout rules when producing the layout (either automatically applied or via notification to the user). In some embodiments, layout rules implemented by thelayout module 204 include rules that maximize the amount of metal under a bond pad on which a solder bump will be fabricated ("alpha particle mitigation" rules). The alpha particle mitigation rules work to prevent formation of vertical channels through the interconnect in which there is little or no metal to block alpha particles. In some embodiments, the rules may also be implemented as requirements in thelayout verification module 208. That is, thelayout verification module 208 can enforce the alpha particle mitigation rules in combination with other known rules to verify the layout. Thus, an alpha particle mitigation sub-module 214 can be implemented in thelayout module 204, thelayout verification module 208, or both, in order to invoke and enforce the alpha particle mitigation rules and requirements described herein. Those skilled in the art will appreciate that the alpha particle mitigation sub-module 214 may also be implemented as a stand-alone module along with thelayout module 204 and thelayout verification module 208. - In some embodiments, the alpha particle mitigation sub-module 214 can implement the following rules and/or requirements or any combination thereof.
- (1)The vias on one or more interconnect layers can be filled to maximum density allowed by the manufacturing technology. That is, a rule/requirement can place vias on one or more interconnect layers such that the super-position of the vias leaves little or no vertical channels.
- (2) Dummy metal structures (e.g., fills) can be added to reduce metal spacings on one or more interconnect layers to a minimum threshold (e.g., as allowed by technology).
- (3) Dimensions of metal structures can be adjusted (e.g., widths, lengths) to reduce metal spacings on one or more interconnect layers to a minimum threshold.
- (4) Prohibit via "stacking", i.e., the vertical alignment of vias one two or more interconnect layers. Rather, as in (1) above, vias can be offset from one layer to the next to maximize via density.
- It is to be understood that there are many possible metal conductor/via layouts across the interconnect layers. Thus, additional rules/requirements can be generated such that metal density across interconnect layers is maximized within technology constraints in order to reduce or eliminate vertical channels through which alpha particles can penetrate to the semiconductor structures.
-
FIG. 3 is a flow diagram depicting amethod 300 of designing an IC according to some embodiments. Themethod 300 may be performed by theIC design system 150. For example, themethod 300 may be performed by thelayout module 204, the layout verification module 206, or both, in order to implement thealpha particle sub-module 214. Alternatively, themethod 300 may be performed by a separate module or in combination with one or more of thelayout module 204 and/or the layout verification module 206, as noted above. - The
method 300 begins atstep 302, where netlist data providing a design specification for an IC is obtained. Atstep 304, layout data describing conductive layers of the IC on a substrate is generated according to the design specification in the netlist data. Atstep 306, metal structures in the layout data are modified to maximize metal density in a superimposed plane of the conductive layers within a threshold volume under each bond pad. That is, the metal structures are modified below each bond pad within a threshold region, referred to as a threshold volume. The metal structures are modified on one or more of the conductive layers to minimize vertical channels that extend to the substrate. Thus, if all of the conductive layers are superimposed on the substrate (referred to as the superimposed plane), then ideally the superposition of the metal results in a continuous metal sheet. Any non-metallic holes in the superimposed plane would indicate the presence of a vertical channel extending through the conductive layers to the substrate. Thus, atstep 306, the layout is modified in order to maximize metal density in the superimposed plane. Stated differently, the layout data is modified in order to minimize non-metallic holes in the superimposed plane. Whilesteps - Step 306 may include one or more sub-steps as follows. At
step 308, vias on one or more conductive layers are moved to produce continuous metal in the superimposed plane of the conductive layers within the threshold volume of each bond pad. That is, vias can be offset from one another in a manner that minimizes vertical channels in the interconnect. Atstep 310, each via in the conductive layers that is vertically stacked above or below another via in the conductive layers is moved within the threshold volume of each bond pad. By staggering vias, vertical channels can be minimized. Atstep 312, dummy metal structures can be placed on one or more conductive layers within the threshold volume of each bond pad. A "dummy metal structure" is metal that is formed on a layer, but not used in the electrical specification of the IC. Dummy metal structures can be selectively placed to reduce or eliminate vertical channels. Atstep 314, spacing between metal structures in one or more conductive layers is minimized within the threshold volume of each bond pad. The minimizing of metal spacing must remain within the technology constraints. Atstep 316, metal structures can be placed on one or more conductive layers to minimize non-metallic holes in the superimposed plane of the conductive layers within the threshold volume of each bond pad. While minimizing non-metallic holes in the superimposed plane achieves the same result as maximizing metal density in the superimposed plane, the two operations may be algorithmically different and one may be more efficient than the other given particular layouts. Atstep 318, dimensions of metal structures on one or more of the conductive layers are adjusted within the threshold volume of each bond pad. -
FIG. 4 is a cross-section of anexemplary layout 400. Thelayout 400 includes asubstrate 402 andinterconnect 404. Theinterconnect 404 includes five layers 404-1 through 404-5 separated bydielectric material 412. It is to be understood that theinterconnect 404 could have more or less conductive layers, e.g., practical ICs can have many more layers (e.g., 12 or more layers). Abond pad 406 is shown as part of a top-most conductive layer of theinterconnect 404. Thebond pad 406 is configured to support asolder ball 410. The portion of theinterconnect 404 shown in thelayout 400 can be considered as the threshold volume associated with thebond pad 406. Thus, metal structures within the threshold volume are arranged in order to maximize metal density in the superimposition of the conductive layers 404-1 through 404-5 in order to block alpha particles emitted by thesolder ball 410. - In particular, the
interconnect 404 further includesvias 408 interconnecting different ones of the conductive layers 404-1 through 404-5. As shown in this example, thevias 408 are staggered in that no one via 408 is vertically aligned with another via 408. By staggering thevias 408, there are no vertical channels between thebond pad 406 and thesubstrate 402 through thedielectric material 412 of theinterconnect stack 404. Thus, pathways through which alpha particles can readily penetrate are eliminated in the threshold volume of thebond pad 406. It is to be understood that the arrangement of theinterconnect 404 shown inFIG. 4 is merely illustrative. Practical layouts may have different, more complex arrangements of metal structures, but the principle shown inFIG. 4 remains the same. That is, the metal structures can be arranged to reduce or eliminate vertical channels in the dielectrics through which alpha particles can readily penetrate and reach the substrate.
Claims (13)
- A computer-implemented method of designing a semiconductor device, comprising:generating layout data describing conductive layers of the semiconductor device on a substrate according to design specification data for the semiconductor device, the conductive layers including a topmost layer of bond pads wherein a material on the bond pads produces alpha particles;modifying metal structures in the layout data to maximize metal density in a superimposed plane of the conductive layers within a threshold volume under each of the bond pads wherein a plurality of vias are staggered such that there are no vertical channels through which the alpha particles can reach the substrate; andgenerating a description of the layout data on one or more masks for manufacturing the semiconductor device.
- The method of claim 1, wherein the modifying comprises:moving, for each of the bond pads, vias on one or more of the conductive layers to produce continuous metal in the superimposed plane of the conductive layers within the threshold volume.
- The method of claim 1 or 2, wherein the modifying comprises:moving, for each of the bond pads, each via in the conductive layers that is vertically stacked above or below another via in the conductive layers within the threshold volume.
- The method of claim 1, wherein the modifying comprises:placing, for each of the bond pads, dummy metal structures on one or more of the conductive layers within the threshold volume.
- The method of any one of claims 1-4, wherein the modifying comprises:minimizing, for each of the bond pads, spacing between metal structures in one or more of the conductive layers within the threshold volume.
- The method of any one of claims 1-5, wherein the modifying comprises:moving or placing, for each of the bond pads, metal structures on one or more of the conductive layers to minimize non-metallic holes in the superimposed plane of the conductive layers within the threshold volume.
- The method of any one of claims 1-6, wherein the modifying comprises:adjusting, for each of the bond pads, dimensions of metal structures on one or more of the conductive layers within the threshold volume.
- A semiconductor device comprising:a substrate;an interconnect stack on the substrate, wherein the interconnect stack includes a plurality of vias; anda material on the interconnect stack, wherein the material produces alpha particles,wherein the plurality of vias are staggered such that there are no vertical channels through which the alpha particles can reach the substrate.
- The semiconductor device of claim 8, wherein the interconnect stack further comprises:a first layer on the substrate;a first subset of the plurality of vias on the first layer;a second layer on the first subset of the plurality of vias;a second subset of the plurality of vias on the second layer; anda third layer on the second subset of the plurality of vias.
- The semiconductor device of claim 9, wherein the interconnect stack further comprises:a third subset of the plurality of vias on the third layer;a fourth layer on the third subset of the plurality of vias;a fourth subset of the plurality of vias on the fourth layer;a fifth layer on the fourth subset of the plurality of vias;a bond pad on the fifth layer; anda dielectric material between the first layer, the first subset of the plurality of vias, the second layer, the second subset of the plurality of vias, the third layer, the third subset of the plurality of vias, the fourth layer, the fourth subset of the plurality of vias, and the fifth layer,wherein the material is on the bond pad.
- The semiconductor device of claim 10, wherein the first subset of the plurality of vias, the second subset of the plurality of vias, the third subset of the plurality of vias, and the fourth subset of the plurality of vias are staggered such that there are no vertical channels in the dielectric material through which the alpha particles can reach the substrate.
- The semiconductor device of claim 10, wherein the first subset of the plurality of vias, the second subset of the plurality of vias, the third subset of the plurality of vias, and the fourth subset of the plurality of vias are staggered such that none of the plurality of vias is vertically aligned with another one of the plurality of vias.
- The semiconductor device of any one of claims 8-12, wherein the material is a solder ball.
Applications Claiming Priority (2)
Application Number | Priority Date | Filing Date | Title |
---|---|---|---|
US12/696,743 US8261229B2 (en) | 2010-01-29 | 2010-01-29 | Method and apparatus for interconnect layout in an integrated circuit |
PCT/US2010/061473 WO2011093961A2 (en) | 2010-01-29 | 2010-12-21 | Method and apparatus for interconnect layout in an integrated circuit |
Publications (2)
Publication Number | Publication Date |
---|---|
EP2529325A2 EP2529325A2 (en) | 2012-12-05 |
EP2529325B1 true EP2529325B1 (en) | 2014-02-12 |
Family
ID=43735754
Family Applications (1)
Application Number | Title | Priority Date | Filing Date |
---|---|---|---|
EP10800847.5A Active EP2529325B1 (en) | 2010-01-29 | 2010-12-21 | Method and apparatus for interconnect layout in an integrated circuit |
Country Status (7)
Country | Link |
---|---|
US (1) | US8261229B2 (en) |
EP (1) | EP2529325B1 (en) |
JP (1) | JP5659244B2 (en) |
KR (1) | KR101383468B1 (en) |
CN (1) | CN102770867B (en) |
TW (1) | TWI432983B (en) |
WO (1) | WO2011093961A2 (en) |
Families Citing this family (17)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
US8987916B2 (en) * | 2011-11-28 | 2015-03-24 | Freescale Semiconductor, Inc. | Methods and apparatus to improve reliability of isolated vias |
US8707231B2 (en) * | 2012-07-31 | 2014-04-22 | Freescale Semiconductor, Inc. | Method and system for derived layer checking for semiconductor device design |
CN103066041B (en) * | 2012-12-17 | 2015-08-26 | 三星半导体(中国)研究开发有限公司 | Chip stack structure and manufacture method thereof |
US9653393B2 (en) * | 2013-12-12 | 2017-05-16 | Taiwan Semiconductor Manufacturing Company, Ltd. | Method and layout of an integrated circuit |
US9922160B2 (en) | 2015-02-12 | 2018-03-20 | Taiwan Semiconductor Manufacturing Company, Ltd. | Integrated circuit stack verification method and system for performing the same |
KR102340973B1 (en) | 2015-09-18 | 2021-12-17 | 삼성전자주식회사 | Device and method for semiconductor test and data analyze device |
US10056290B2 (en) | 2016-06-30 | 2018-08-21 | International Business Machines Corporation | Self-aligned pattern formation for a semiconductor device |
KR20180069629A (en) * | 2016-12-15 | 2018-06-25 | 삼성전자주식회사 | Semiconductor device |
US11152348B2 (en) * | 2017-11-28 | 2021-10-19 | Taiwan Semiconductor Manufacturing Co., Ltd. | Integrated circuit with mixed row heights |
US10636869B2 (en) | 2018-03-09 | 2020-04-28 | Xilinx, Inc. | Mitigation for FinFET technology using deep isolation |
US10586012B2 (en) | 2018-04-25 | 2020-03-10 | International Business Machines Corporation | Semiconductor process modeling to enable skip via in place and route flow |
US10263623B1 (en) | 2018-08-21 | 2019-04-16 | Xilinx Inc. | Circuit for and method of storing data in an integrated circuit device |
US10811493B2 (en) | 2018-08-22 | 2020-10-20 | Xilinx, Inc. | Single event latch-up (SEL) mitigation techniques |
US11494542B2 (en) * | 2019-01-29 | 2022-11-08 | Taiwan Semiconductor Manufacturing Company, Ltd. | Semiconductor device, method of generating layout diagram and system for same |
CN111276478B (en) * | 2020-01-20 | 2022-06-14 | 上海华力微电子有限公司 | Layout structure of efuse fuse |
US11893333B2 (en) | 2020-05-12 | 2024-02-06 | Taiwan Semiconductor Manufacturing Company, Ltd. | Hybrid sheet layout, method, system, and structure |
US11308255B2 (en) * | 2020-05-28 | 2022-04-19 | Taiwan Semiconductor Manufacturing Co., Ltd. | Generation of layout including power delivery network |
Family Cites Families (20)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
JPH031538A (en) * | 1989-05-29 | 1991-01-08 | Sony Corp | Semiconductor device |
JP2755360B2 (en) * | 1991-12-17 | 1998-05-20 | インターナショナル・ビジネス・マシーンズ・コーポレイション | Semiconductor module with alpha particle shielding function |
US6043429A (en) * | 1997-05-08 | 2000-03-28 | Advanced Micro Devices, Inc. | Method of making flip chip packages |
US6495917B1 (en) * | 2000-03-17 | 2002-12-17 | International Business Machines Corporation | Method and structure of column interconnect |
JP4068801B2 (en) * | 2000-11-30 | 2008-03-26 | 株式会社ルネサステクノロジ | Semiconductor device |
US6531759B2 (en) * | 2001-02-06 | 2003-03-11 | International Business Machines Corporation | Alpha particle shield for integrated circuit |
US7247552B2 (en) * | 2005-01-11 | 2007-07-24 | Freescale Semiconductor, Inc. | Integrated circuit having structural support for a flip-chip interconnect pad and method therefor |
US7241636B2 (en) * | 2005-01-11 | 2007-07-10 | Freescale Semiconductor, Inc. | Method and apparatus for providing structural support for interconnect pad while allowing signal conductance |
JP2007012646A (en) * | 2005-06-28 | 2007-01-18 | Rohm Co Ltd | Semiconductor integrated circuit device |
US7381635B2 (en) * | 2005-07-18 | 2008-06-03 | International Business Machines Corporation | Method and structure for reduction of soft error rates in integrated circuits |
DE102005057076A1 (en) * | 2005-11-30 | 2007-05-31 | Advanced Micro Devices, Inc., Sunnyvale | Increasing adhesion of metal layers comprises determination of regions of reduced contact hole density and formation of position-holding contacts with metal |
JP4675231B2 (en) * | 2005-12-28 | 2011-04-20 | パナソニック株式会社 | Semiconductor integrated circuit device |
US7276435B1 (en) * | 2006-06-02 | 2007-10-02 | Freescale Semiconductor, Inc. | Die level metal density gradient for improved flip chip package reliability |
US7698679B2 (en) * | 2006-07-13 | 2010-04-13 | Infineon Technologies Ag | Method and apparatus for automatic routing yield optimization |
US20080153200A1 (en) * | 2006-12-22 | 2008-06-26 | Arkalgud Sitaram | Stacked semiconductor components |
EP2183775A2 (en) * | 2007-07-26 | 2010-05-12 | Nxp B.V. | Reinforced structure for a stack of layers in a semiconductor component |
US7934173B2 (en) * | 2008-01-14 | 2011-04-26 | Taiwan Semiconductor Manufacturing Company, Ltd. | Reverse dummy insertion algorithm |
CN101533811B (en) * | 2008-03-13 | 2010-10-20 | 力成科技股份有限公司 | Structure of semiconductor chip with silicon through hole and stacking assembly thereof |
US8748305B2 (en) * | 2009-11-17 | 2014-06-10 | Taiwan Semiconductor Manufacturing Company, Ltd. | Pad structure for semiconductor devices |
US8362600B2 (en) * | 2010-01-19 | 2013-01-29 | International Business Machines Corporation | Method and structure to reduce soft error rate susceptibility in semiconductor structures |
-
2010
- 2010-01-29 US US12/696,743 patent/US8261229B2/en active Active
- 2010-12-21 WO PCT/US2010/061473 patent/WO2011093961A2/en active Application Filing
- 2010-12-21 EP EP10800847.5A patent/EP2529325B1/en active Active
- 2010-12-21 KR KR1020127021350A patent/KR101383468B1/en active IP Right Grant
- 2010-12-21 JP JP2012551162A patent/JP5659244B2/en active Active
- 2010-12-21 CN CN201080062519.2A patent/CN102770867B/en active Active
-
2011
- 2011-01-13 TW TW100101195A patent/TWI432983B/en active
Also Published As
Publication number | Publication date |
---|---|
WO2011093961A2 (en) | 2011-08-04 |
CN102770867A (en) | 2012-11-07 |
TWI432983B (en) | 2014-04-01 |
EP2529325A2 (en) | 2012-12-05 |
TW201214179A (en) | 2012-04-01 |
JP2013518435A (en) | 2013-05-20 |
CN102770867B (en) | 2016-03-30 |
KR20120112797A (en) | 2012-10-11 |
US8261229B2 (en) | 2012-09-04 |
US20110191729A1 (en) | 2011-08-04 |
KR101383468B1 (en) | 2014-04-08 |
JP5659244B2 (en) | 2015-01-28 |
WO2011093961A3 (en) | 2011-11-17 |
Similar Documents
Publication | Publication Date | Title |
---|---|---|
EP2529325B1 (en) | Method and apparatus for interconnect layout in an integrated circuit | |
US11133254B2 (en) | Hybrid power rail structure | |
EP3584724A1 (en) | Conception of a 3d circuit comprising macros | |
US8856710B2 (en) | Tool and method for modeling interposer RC couplings | |
US20010049813A1 (en) | Integrated circuit incorporating a power mesh | |
US10157252B2 (en) | Method and apparatus of a three dimensional integrated circuit | |
US11669664B2 (en) | System on chip (SOC) current profile model for integrated voltage regulator (IVR) co-design | |
US20230367947A1 (en) | Integrated circuit having latch-up immunity | |
US9904751B2 (en) | Computer-implemented method of designing a modularized stacked integrated circuit | |
US11562946B2 (en) | Memory macro including through-silicon via | |
US20230021655A1 (en) | Semiconductor device and method of manufacturing the same | |
US8296689B1 (en) | Customizing metal pattern density in die-stacking applications | |
Vanna-Iampikul et al. | Snap-3D: A Constrained Placement-Driven Physical Design Methodology for High Performance 3-D ICs | |
US20240005078A1 (en) | Through silicon via macro with dense layout for placement in an integrated circuit floorplan | |
US20230142050A1 (en) | Integrated circuit and method of manufacturing the same | |
US20220302088A1 (en) | Vertical interconnect structures with integrated circuits | |
US11854943B2 (en) | Memory macro including through-silicon via | |
US20240088128A1 (en) | Shared well structure manufacturing method | |
US20240113022A1 (en) | Power via with reduced resistance | |
US20240021600A1 (en) | Semiconductor devices and methods of manufacturing thereof | |
US20240055348A1 (en) | Three dimensional integrated circuit with monolithic inter-tier vias (miv) | |
CN118173501A (en) | Semiconductor device, semiconductor package and method of forming the same | |
CN115994512A (en) | Method, automation system and computer readable medium for analyzing integrated circuits | |
JP2013114296A (en) | Design method of dummy pattern |
Legal Events
Date | Code | Title | Description |
---|---|---|---|
PUAI | Public reference made under article 153(3) epc to a published international application that has entered the european phase |
Free format text: ORIGINAL CODE: 0009012 |
|
17P | Request for examination filed |
Effective date: 20120719 |
|
AK | Designated contracting states |
Kind code of ref document: A2 Designated state(s): AL AT BE BG CH CY CZ DE DK EE ES FI FR GB GR HR HU IE IS IT LI LT LU LV MC MK MT NL NO PL PT RO RS SE SI SK SM TR |
|
DAX | Request for extension of the european patent (deleted) | ||
GRAP | Despatch of communication of intention to grant a patent |
Free format text: ORIGINAL CODE: EPIDOSNIGR1 |
|
RIC1 | Information provided on ipc code assigned before grant |
Ipc: G06F 17/50 20060101AFI20130807BHEP Ipc: H01L 23/556 20060101ALI20130807BHEP Ipc: H01L 23/00 20060101ALI20130807BHEP Ipc: H01L 23/58 20060101ALI20130807BHEP |
|
INTG | Intention to grant announced |
Effective date: 20130909 |
|
GRAS | Grant fee paid |
Free format text: ORIGINAL CODE: EPIDOSNIGR3 |
|
GRAA | (expected) grant |
Free format text: ORIGINAL CODE: 0009210 |
|
AK | Designated contracting states |
Kind code of ref document: B1 Designated state(s): AL AT BE BG CH CY CZ DE DK EE ES FI FR GB GR HR HU IE IS IT LI LT LU LV MC MK MT NL NO PL PT RO RS SE SI SK SM TR |
|
REG | Reference to a national code |
Ref country code: GB Ref legal event code: FG4D |
|
REG | Reference to a national code |
Ref country code: CH Ref legal event code: EP |
|
REG | Reference to a national code |
Ref country code: AT Ref legal event code: REF Ref document number: 652417 Country of ref document: AT Kind code of ref document: T Effective date: 20140215 |
|
REG | Reference to a national code |
Ref country code: IE Ref legal event code: FG4D |
|
REG | Reference to a national code |
Ref country code: DE Ref legal event code: R096 Ref document number: 602010013569 Country of ref document: DE Effective date: 20140327 |
|
REG | Reference to a national code |
Ref country code: NL Ref legal event code: VDEP Effective date: 20140212 |
|
REG | Reference to a national code |
Ref country code: AT Ref legal event code: MK05 Ref document number: 652417 Country of ref document: AT Kind code of ref document: T Effective date: 20140212 |
|
REG | Reference to a national code |
Ref country code: LT Ref legal event code: MG4D |
|
PG25 | Lapsed in a contracting state [announced via postgrant information from national office to epo] |
Ref country code: IS Free format text: LAPSE BECAUSE OF FAILURE TO SUBMIT A TRANSLATION OF THE DESCRIPTION OR TO PAY THE FEE WITHIN THE PRESCRIBED TIME-LIMIT Effective date: 20140612 Ref country code: NO Free format text: LAPSE BECAUSE OF FAILURE TO SUBMIT A TRANSLATION OF THE DESCRIPTION OR TO PAY THE FEE WITHIN THE PRESCRIBED TIME-LIMIT Effective date: 20140512 Ref country code: LT Free format text: LAPSE BECAUSE OF FAILURE TO SUBMIT A TRANSLATION OF THE DESCRIPTION OR TO PAY THE FEE WITHIN THE PRESCRIBED TIME-LIMIT Effective date: 20140212 |
|
PG25 | Lapsed in a contracting state [announced via postgrant information from national office to epo] |
Ref country code: CY Free format text: LAPSE BECAUSE OF FAILURE TO SUBMIT A TRANSLATION OF THE DESCRIPTION OR TO PAY THE FEE WITHIN THE PRESCRIBED TIME-LIMIT Effective date: 20140212 Ref country code: AT Free format text: LAPSE BECAUSE OF FAILURE TO SUBMIT A TRANSLATION OF THE DESCRIPTION OR TO PAY THE FEE WITHIN THE PRESCRIBED TIME-LIMIT Effective date: 20140212 Ref country code: PT Free format text: LAPSE BECAUSE OF FAILURE TO SUBMIT A TRANSLATION OF THE DESCRIPTION OR TO PAY THE FEE WITHIN THE PRESCRIBED TIME-LIMIT Effective date: 20140612 Ref country code: ES Free format text: LAPSE BECAUSE OF FAILURE TO SUBMIT A TRANSLATION OF THE DESCRIPTION OR TO PAY THE FEE WITHIN THE PRESCRIBED TIME-LIMIT Effective date: 20140212 Ref country code: SE Free format text: LAPSE BECAUSE OF FAILURE TO SUBMIT A TRANSLATION OF THE DESCRIPTION OR TO PAY THE FEE WITHIN THE PRESCRIBED TIME-LIMIT Effective date: 20140212 Ref country code: NL Free format text: LAPSE BECAUSE OF FAILURE TO SUBMIT A TRANSLATION OF THE DESCRIPTION OR TO PAY THE FEE WITHIN THE PRESCRIBED TIME-LIMIT Effective date: 20140212 Ref country code: FI Free format text: LAPSE BECAUSE OF FAILURE TO SUBMIT A TRANSLATION OF THE DESCRIPTION OR TO PAY THE FEE WITHIN THE PRESCRIBED TIME-LIMIT Effective date: 20140212 |
|
PG25 | Lapsed in a contracting state [announced via postgrant information from national office to epo] |
Ref country code: LV Free format text: LAPSE BECAUSE OF FAILURE TO SUBMIT A TRANSLATION OF THE DESCRIPTION OR TO PAY THE FEE WITHIN THE PRESCRIBED TIME-LIMIT Effective date: 20140212 Ref country code: BE Free format text: LAPSE BECAUSE OF FAILURE TO SUBMIT A TRANSLATION OF THE DESCRIPTION OR TO PAY THE FEE WITHIN THE PRESCRIBED TIME-LIMIT Effective date: 20140212 Ref country code: RS Free format text: LAPSE BECAUSE OF FAILURE TO SUBMIT A TRANSLATION OF THE DESCRIPTION OR TO PAY THE FEE WITHIN THE PRESCRIBED TIME-LIMIT Effective date: 20140212 Ref country code: HR Free format text: LAPSE BECAUSE OF FAILURE TO SUBMIT A TRANSLATION OF THE DESCRIPTION OR TO PAY THE FEE WITHIN THE PRESCRIBED TIME-LIMIT Effective date: 20140212 |
|
PG25 | Lapsed in a contracting state [announced via postgrant information from national office to epo] |
Ref country code: EE Free format text: LAPSE BECAUSE OF FAILURE TO SUBMIT A TRANSLATION OF THE DESCRIPTION OR TO PAY THE FEE WITHIN THE PRESCRIBED TIME-LIMIT Effective date: 20140212 Ref country code: CZ Free format text: LAPSE BECAUSE OF FAILURE TO SUBMIT A TRANSLATION OF THE DESCRIPTION OR TO PAY THE FEE WITHIN THE PRESCRIBED TIME-LIMIT Effective date: 20140212 Ref country code: DK Free format text: LAPSE BECAUSE OF FAILURE TO SUBMIT A TRANSLATION OF THE DESCRIPTION OR TO PAY THE FEE WITHIN THE PRESCRIBED TIME-LIMIT Effective date: 20140212 Ref country code: RO Free format text: LAPSE BECAUSE OF FAILURE TO SUBMIT A TRANSLATION OF THE DESCRIPTION OR TO PAY THE FEE WITHIN THE PRESCRIBED TIME-LIMIT Effective date: 20140212 |
|
REG | Reference to a national code |
Ref country code: DE Ref legal event code: R097 Ref document number: 602010013569 Country of ref document: DE |
|
PG25 | Lapsed in a contracting state [announced via postgrant information from national office to epo] |
Ref country code: SK Free format text: LAPSE BECAUSE OF FAILURE TO SUBMIT A TRANSLATION OF THE DESCRIPTION OR TO PAY THE FEE WITHIN THE PRESCRIBED TIME-LIMIT Effective date: 20140212 Ref country code: PL Free format text: LAPSE BECAUSE OF FAILURE TO SUBMIT A TRANSLATION OF THE DESCRIPTION OR TO PAY THE FEE WITHIN THE PRESCRIBED TIME-LIMIT Effective date: 20140212 |
|
PLBE | No opposition filed within time limit |
Free format text: ORIGINAL CODE: 0009261 |
|
STAA | Information on the status of an ep patent application or granted ep patent |
Free format text: STATUS: NO OPPOSITION FILED WITHIN TIME LIMIT |
|
26N | No opposition filed |
Effective date: 20141113 |
|
REG | Reference to a national code |
Ref country code: DE Ref legal event code: R097 Ref document number: 602010013569 Country of ref document: DE Effective date: 20141113 |
|
PG25 | Lapsed in a contracting state [announced via postgrant information from national office to epo] |
Ref country code: IT Free format text: LAPSE BECAUSE OF FAILURE TO SUBMIT A TRANSLATION OF THE DESCRIPTION OR TO PAY THE FEE WITHIN THE PRESCRIBED TIME-LIMIT Effective date: 20140212 |
|
PG25 | Lapsed in a contracting state [announced via postgrant information from national office to epo] |
Ref country code: SI Free format text: LAPSE BECAUSE OF FAILURE TO SUBMIT A TRANSLATION OF THE DESCRIPTION OR TO PAY THE FEE WITHIN THE PRESCRIBED TIME-LIMIT Effective date: 20140212 |
|
PG25 | Lapsed in a contracting state [announced via postgrant information from national office to epo] |
Ref country code: LU Free format text: LAPSE BECAUSE OF FAILURE TO SUBMIT A TRANSLATION OF THE DESCRIPTION OR TO PAY THE FEE WITHIN THE PRESCRIBED TIME-LIMIT Effective date: 20141221 |
|
REG | Reference to a national code |
Ref country code: CH Ref legal event code: PL |
|
PG25 | Lapsed in a contracting state [announced via postgrant information from national office to epo] |
Ref country code: CH Free format text: LAPSE BECAUSE OF NON-PAYMENT OF DUE FEES Effective date: 20141231 Ref country code: LI Free format text: LAPSE BECAUSE OF NON-PAYMENT OF DUE FEES Effective date: 20141231 |
|
REG | Reference to a national code |
Ref country code: FR Ref legal event code: PLFP Year of fee payment: 6 |
|
PG25 | Lapsed in a contracting state [announced via postgrant information from national office to epo] |
Ref country code: SM Free format text: LAPSE BECAUSE OF FAILURE TO SUBMIT A TRANSLATION OF THE DESCRIPTION OR TO PAY THE FEE WITHIN THE PRESCRIBED TIME-LIMIT Effective date: 20140212 |
|
PG25 | Lapsed in a contracting state [announced via postgrant information from national office to epo] |
Ref country code: MC Free format text: LAPSE BECAUSE OF FAILURE TO SUBMIT A TRANSLATION OF THE DESCRIPTION OR TO PAY THE FEE WITHIN THE PRESCRIBED TIME-LIMIT Effective date: 20140212 |
|
PG25 | Lapsed in a contracting state [announced via postgrant information from national office to epo] |
Ref country code: BG Free format text: LAPSE BECAUSE OF FAILURE TO SUBMIT A TRANSLATION OF THE DESCRIPTION OR TO PAY THE FEE WITHIN THE PRESCRIBED TIME-LIMIT Effective date: 20140212 Ref country code: GR Free format text: LAPSE BECAUSE OF FAILURE TO SUBMIT A TRANSLATION OF THE DESCRIPTION OR TO PAY THE FEE WITHIN THE PRESCRIBED TIME-LIMIT Effective date: 20140513 |
|
PG25 | Lapsed in a contracting state [announced via postgrant information from national office to epo] |
Ref country code: MT Free format text: LAPSE BECAUSE OF FAILURE TO SUBMIT A TRANSLATION OF THE DESCRIPTION OR TO PAY THE FEE WITHIN THE PRESCRIBED TIME-LIMIT Effective date: 20140212 Ref country code: HU Free format text: LAPSE BECAUSE OF FAILURE TO SUBMIT A TRANSLATION OF THE DESCRIPTION OR TO PAY THE FEE WITHIN THE PRESCRIBED TIME-LIMIT; INVALID AB INITIO Effective date: 20101221 Ref country code: TR Free format text: LAPSE BECAUSE OF FAILURE TO SUBMIT A TRANSLATION OF THE DESCRIPTION OR TO PAY THE FEE WITHIN THE PRESCRIBED TIME-LIMIT Effective date: 20140212 |
|
REG | Reference to a national code |
Ref country code: FR Ref legal event code: PLFP Year of fee payment: 7 |
|
REG | Reference to a national code |
Ref country code: FR Ref legal event code: PLFP Year of fee payment: 8 |
|
PG25 | Lapsed in a contracting state [announced via postgrant information from national office to epo] |
Ref country code: MK Free format text: LAPSE BECAUSE OF FAILURE TO SUBMIT A TRANSLATION OF THE DESCRIPTION OR TO PAY THE FEE WITHIN THE PRESCRIBED TIME-LIMIT Effective date: 20140212 |
|
PG25 | Lapsed in a contracting state [announced via postgrant information from national office to epo] |
Ref country code: AL Free format text: LAPSE BECAUSE OF FAILURE TO SUBMIT A TRANSLATION OF THE DESCRIPTION OR TO PAY THE FEE WITHIN THE PRESCRIBED TIME-LIMIT Effective date: 20140212 |
|
REG | Reference to a national code |
Ref country code: DE Ref legal event code: R079 Ref document number: 602010013569 Country of ref document: DE Free format text: PREVIOUS MAIN CLASS: G06F0017500000 Ipc: G06F0030000000 |
|
P01 | Opt-out of the competence of the unified patent court (upc) registered |
Effective date: 20230530 |
|
PGFP | Annual fee paid to national office [announced via postgrant information from national office to epo] |
Ref country code: GB Payment date: 20231229 Year of fee payment: 14 |
|
PGFP | Annual fee paid to national office [announced via postgrant information from national office to epo] |
Ref country code: IE Payment date: 20231211 Year of fee payment: 14 Ref country code: FR Payment date: 20231229 Year of fee payment: 14 |
|
PGFP | Annual fee paid to national office [announced via postgrant information from national office to epo] |
Ref country code: DE Payment date: 20231221 Year of fee payment: 14 |