EP2315499B1 - Circuit d'alimentation pour LED - Google Patents

Circuit d'alimentation pour LED Download PDF

Info

Publication number
EP2315499B1
EP2315499B1 EP10450158.0A EP10450158A EP2315499B1 EP 2315499 B1 EP2315499 B1 EP 2315499B1 EP 10450158 A EP10450158 A EP 10450158A EP 2315499 B1 EP2315499 B1 EP 2315499B1
Authority
EP
European Patent Office
Prior art keywords
transistor
voltage
power supply
series
input
Prior art date
Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
Active
Application number
EP10450158.0A
Other languages
German (de)
English (en)
Other versions
EP2315499A1 (fr
Inventor
Alexander Mair
Current Assignee (The listed assignees may be inaccurate. Google has not performed a legal analysis and makes no representation or warranty as to the accuracy of the list.)
Lunatone Industrielle Elektronik GmbH
Original Assignee
Lunatone Industrielle Elektronik GmbH
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by Lunatone Industrielle Elektronik GmbH filed Critical Lunatone Industrielle Elektronik GmbH
Publication of EP2315499A1 publication Critical patent/EP2315499A1/fr
Application granted granted Critical
Publication of EP2315499B1 publication Critical patent/EP2315499B1/fr
Active legal-status Critical Current
Anticipated expiration legal-status Critical

Links

Images

Classifications

    • H—ELECTRICITY
    • H05—ELECTRIC TECHNIQUES NOT OTHERWISE PROVIDED FOR
    • H05B—ELECTRIC HEATING; ELECTRIC LIGHT SOURCES NOT OTHERWISE PROVIDED FOR; CIRCUIT ARRANGEMENTS FOR ELECTRIC LIGHT SOURCES, IN GENERAL
    • H05B45/00—Circuit arrangements for operating light-emitting diodes [LED]
    • H05B45/30—Driver circuits
    • H05B45/37—Converter circuits
    • H05B45/3725—Switched mode power supply [SMPS]
    • H05B45/385—Switched mode power supply [SMPS] using flyback topology

Definitions

  • the invention relates to an LED power supply, comprising a flyback converter having a transformer with a primary winding and a secondary winding, wherein the primary winding is connected in series with a power transistor designed as a controlled switch to a DC input voltage and the secondary winding followed by a diode rectifier and a charging capacitor are, as well as with a drive circuit for the controlled switch, which is supplied by a derived from the input DC voltage auxiliary voltage and having a clock oscillator and a driver stage and is adapted to turn the controlled switch at least approximately in the voltage minimum of the parasitic vibrations of the drain-source voltage, and with a regulation of the secondary current by an LED arrangement having at least one LED, wherein the output signal of a current sensor of the secondary side and a reference signal to the inputs of the control amplifier s are supplied, the output of the drive circuit is supplied
  • Power supplies for powering light emitting diodes As for emergency lighting devices or for general lighting tasks are increasingly being used and are usually designed as power electronic converter (switching power supply), which adapt the DC or AC input / mains voltage to the load characteristics of the LEDs, for safety reasons in general a Potential separation between input and output side is required. Since smaller powers in the range of typically 5... 20 W are sufficient, in particular for emergency lighting, flyback converters are often used as converters in the current state of the art. These can be realized with very few components and are therefore very inexpensive to produce. In addition to low production costs, on the other hand, the highest possible efficiency of the converter is important, since this directly determines the efficiency of the entire lighting device and low losses facilitate the cooling of the device or improve its installation conditions.
  • a power supply whose load is a car lighting with LEDs.
  • the primary side of a transformer is here connected via a FET to a DC input voltage, wherein the gate of the FET is controlled by a voltage which is supplied by a drive circuit and whose duty cycle is influenced in a known manner via a sawtooth voltage.
  • the frequency of the sawtooth generator is in turn influenced by the output signal of a detector, which measures the secondary side of the supply voltage or the supply current of the load and takes over the charge of a frequency-determining capacitor of the sawtooth generator. It is essentially the use of a conventional switched mode power supply for a light emitting diode load.
  • An object of the invention is therefore to provide an LED power supply with minimal component complexity while maximizing the efficiency.
  • the clock oscillator is designed as a feedback Schmitt trigger
  • the drain-source voltage of the power transistor via a voltage divider network is fed to the input of a comparator and the output of Comparator is fed via a coupling network to the feedback point of the clock oscillator
  • the output of a variable gain amplifier to a signal proportional to the switch current signal and a sum signal corresponding voltage value is also fed to the feedback point of the clock oscillator.
  • the comparator is designed as a Schmitt trigger.
  • the coupling network is a parallel RC element.
  • the output of the control amplifier is fed via an optocoupler of the drive circuit.
  • a favorable development of the invention is characterized in that the output of the control amplifier is connected to the input of an opto-transistor of the optocoupler, wherein the base of the optotransistor fed to a signal derived from the switch current and the collector-emitter path of the opto-transistor Series with a resistance between the feedback point of the clock oscillator and ground is located.
  • a control transistor is provided whose collector-emitter path is located between the feedback point of the clock oscillator and ground, wherein the base of the Control transistor on the one hand via a resistor and the collector-emitter path of an opto-transistor of the opto-coupler is connected to the input of the controlled switch and on the other hand, the base of the control transistor is supplied from the switch current derived signal, as a result, a cheaper optocoupler can be used, wherein the Cost of the additional control transistor hardly matter.
  • the input of another Schmitt trigger gate is connected via a voltage divider to the input DC voltage and the output of the gate is connected via a diode to the feedback point of the clock oscillator.
  • a burst-mode oscillator consisting of a Schmitt trigger gate fed back via an RC network and having the series connection of a resistor and a diode in parallel with the feedback resistor, is provided. which is coupled via a diode to the feedback point of the clock oscillator and releases this periodically for a certain time interval.
  • auxiliary transistor If the base of the auxiliary transistor is connected via the series circuit of a Zener diode and a resistor to the auxiliary voltage, so that the inrush current of the series transistor is limited, a soft run-up can be achieved, which in particular Emergency lighting is desirable.
  • a measuring resistor is provided and the measuring voltage lying on this is guided via a series resistor and a transverse capacitor to the base of the auxiliary transistor.
  • a power supply according to the invention can be made very cost effective despite many functionalities, if all Schmitt trigger are implemented as gates of a single CMOS device.
  • a simple flyback converter 1 for feeding light emitting diodes 2 from an input voltage U E from a transformer 6 having a primary winding 4 and a magnetically coupled thereto with this secondary winding 5.
  • the primary winding 4 can by turning on a designed as a MOS-FET power transistor controlled switch 7 are applied to the input DC voltage U E , wherein a secondary-side diode rectifier, here a rectifier diode 8 blocks.
  • the self-supply power supply of the drive circuit 3 can very easily but efficiently via a series resistor R 15 and a Zener diode D 16 and a smoothing capacitor C 15 done, which generate an auxiliary voltage V CC .
  • a current sensor 17 eg, a current measuring resistor
  • a control amplifier 18 at whose reference input the setpoint value i LED, ref for the LED current is applied.
  • an optocoupler 19 With the output signal of the control amplifier 18, an optocoupler 19 is driven with an opto-transistor T 19 whose collector terminal is connected to the feedback point A of the clock oscillator 13.
  • the optocoupler 19 acts as a current source, which deduct from the feedback point A streams of variable size and so can influence the frequency and duty cycle of the clock oscillator 13.
  • the base terminal of the optotransistor T 19 is connected via a resistor R 22 to the control terminal 11 of the transistor 7, as well as a resistor R 23 to the source terminal of the power transistor 7, which via a current measuring resistor R 24th connected to the circuit ground.
  • a current limitation for the power transistor 7 is also achieved.
  • a capacitor C 25 connected, which acts in conjunction with the resistors R 23 and R 24 as a low-pass filter or average value filter.
  • a circuit z. B. after Fig. 1a has the disadvantage of relatively high turn-on losses, which arise in the power transistor or switch 7 and affect the efficiency of the entire power supply.
  • the reason for this is that the stray inductance of the transformer 6 together with its winding capacitances and in particular the output capacitance C DS of the power transistor 7 forms a parasitic resonant circuit. After switching off the diode 8, there are pronounced free oscillations of the transistor voltage u T (see Fig. 1b ). At the time of the next turn-on of the transistor 7, its effective output capacitance C DS can therefore have a relatively high voltage value.
  • the switching losses can be substantially reduced (even with state-of-the-art semiconductor components) by virtue of the fact that the power transistor 7 is always switched on in a voltage minimum of the parasitic oscillation ("minimum-voltage switching").
  • the parasitic resonant circuit is used as a "relief network", the flyback converter operates in a quasi-resonant mode.
  • control components are rather expensive and because of the more complex signal processing also require a relatively high supply current, so that the described simple internal power supply by means of series resistor and Zener diode is no longer applicable.
  • the voltage minimum could also be determined more easily by means of an additional winding on the transformer 6, but this means (in particular for flyback converters of low power) a considerable additional outlay.
  • a further Schmitt trigger gate 14.3 of a CMOS device 14 is used as a comparator 26 whose input voltage via a here two resistors R D , R m existing voltage divider 27 from the Drain-source voltage U T of the power transistor 7 is derived.
  • the voltage divider 27 is dimensioned in conjunction with the technologically predetermined switching threshold of the comparator 26 so that the switching threshold Us (see Fig. 2a ) of the entire arrangement is just above the voltage minimum of the parasitic oscillation.
  • the output of the comparator 26 is subsequently coupled via a parallel RC element 28 - resistor R 28 and capacitor C 28 - to the feedback point A of the clock oscillator 13.
  • a "synchronization" of the clock oscillator 13 is now carried out via the RC element 28 so that it always starts again (ie, the power transistor 7 is switched on again) when u T reaches the voltage minimum, as in FIG 2a shown.
  • the comparator 26 does not detect the exact point of the voltage minimum of u T in the circuit according to the invention, this point is approximately detected.
  • the additional gate is advantageously one of z. For example, six integrated gate / inverters in a single package 14 are present on a package which are commercially available as CMOS integrated circuits at extremely low cost, with CMOS technology providing extremely low power consumption.
  • the regulation of the LED current can not be achieved directly via the duty cycle but only via a variation of the amplitude of the transistor current i T.
  • the output signal of the control amplifier 18 with a derivative of the transistor current signal formed by the components R 22 , R 23 , R 24 , C 25 ) functionally added in the optocoupler 19 and ultimately the clock oscillator 13 is adjusted via the optocoupler output transistor in that the desired current flows through the LEDs in steady-state operation, but also guarantees the desired switching of the power transistor 7 in the voltage minimum ( 2b ).
  • the clock oscillator 13 is according to Fig. 1a in its simplest form from an inverting Schmitt trigger gate, which is fed back via an RC element.
  • the oscillation frequency is determined by the hysteresis width of the Schmitt trigger module. Since the hysteresis width is heavily dependent on manufacturer or series, the oscillation frequency is not precisely defined, which makes the design of the entire converter more difficult. This adverse effect can be achieved by the in Fig. 2b shown circuit extension can be significantly improved. In this case, between the feedback point A and the actual input of the gate two antiparallel connected diodes D 1 , D 2 and the gate input to ground, an additional capacitor C b is connected.
  • the hysteresis width is now substantially due to the defined threshold voltage of the diodes D 1 , D 2 determines and no longer dominant due to the (inaccurately lower) hysteresis of the gate itself.
  • Fig. 3 It will be explained that further improvement of the system properties (once again without practical additional costs) can be achieved if the circuit is supplemented by an additional RC oscillator 29, which in turn is implemented using a (already existing) Schmitt trigger gate of the CMOS Blocks 14 is realized.
  • the feedback network of the RC oscillator 29, namely a resistor R 29 and a capacitor C 29 is dimensioned such that an oscillation frequency f 1 is set which is low compared to the operating frequency fo of the clock oscillator 13 (eg 1 kHz in FIG Compared to 100 kHz).
  • the RC oscillator 29 is now, for example via a coupling resistor R 30 connected to the return point A of the clock oscillator 13, whereby it comes to a kind of frequency modulation (jitter) of the clock oscillator 13 with the operating frequency of the RC oscillator 29 as the modulation frequency.
  • jitter frequency modulation
  • the so-called "spread spectrum" mode of the flyback converter, the line or radiation-bound electromagnetic compatibility (EMC) is significantly improved, thus facilitating the filtering of interference voltage components at the input and output of the converter.
  • burst mode can also be enforced explicitly if, with another Schmitt trigger gate 14.6 with a corresponding feedback network, namely an RC network R r and C e with an additional resistance diode path of a resistor R d in Series with a diode D r parallel to R r a separate burst-mode oscillator is realized, which is also coupled via a diode D k to the feedback point A of the clock oscillator 13 and this periodically, but always releases only for a short time interval.
  • Fig. 4 shows the relevant detail of an embodiment of the circuit after Fig. 3
  • the function of the current sink at the feedback point A of the clock oscillator 13, which in the Fig. 2a and 3 is realized by the optocoupler 19, executed by an additional control transistor T f .
  • the emitter of the opto-transistor is passed through a resistor R4 to the base of the control transistor T f , and from this base, a capacitor C4 leads to ground.
  • the base is connected to the current measuring resistor R 24 .
  • the necessary for potential separation optocoupler 19 is only used to control the control transistor T f .
  • the advantage of this variant is that the optocoupler 19 now no longer requires a running base terminal of the opto-transistor, thus a low-cost type can be used.
  • Fig. 5 shows an additional overvoltage protection of the LED power supply.
  • Short-term transient overvoltages often simulated by so-called surge test pulses, can usually be controlled well by the use of parallel-acting voltage-limiting networks based on Zener diodes and / or VDR resistors.
  • For longer acting overvoltages as can be caused by a break of the neutral conductor, for example in three-phase systems, above all the DC link capacitor must be protected against overvoltage. Such a fault can only survive the device without damage if it is disconnected from the mains by a series-connected electronic disconnecting device in the event of an overvoltage.
  • Fig. 3 designated as a whole by the reference numeral 1 LED power supply is in Fig. 5 indicated only by a box and here extended by a series transistor T g , which is connected between the common ground GND and the secondary ground pole of a mains rectifier Glr, and which is fully turned on in normal operation, because its gate via a series resistor R h by the auxiliary voltage ( internal supply voltage) Vcc of the power supply 1 is activated.
  • the control terminal of the transistor T g can now be deactivated by an auxiliary transistor T i , which short-circuits the gate voltage of the transistor T g when its base is driven.
  • the current flowing through the series transistor T g detected by a measuring resistor R n and the voltage across this resistor is fed to the base terminal of the auxiliary transistor T i , wherein for the suppression of interference an RC filter, consisting of a series resistor R o and a transverse capacitor C o is interposed.
  • an RC filter consisting of a series resistor R o and a transverse capacitor C o is interposed.
  • the transistor Tg Only when the difference of the rectified mains voltage to the voltage at the intermediate circuit capacitor C z falls below the zener voltage of the diode D 1 , the transistor Tg turns on properly. A Zener diode D z limits the gate voltage of the transistor Tg. With this circuit expansion, the series transistor T g is switched off not only in the event of overvoltages but also in the event of overcurrents, whereby the robustness of the entire power supply can be further increased.

Landscapes

  • Dc-Dc Converters (AREA)

Claims (14)

  1. Circuit d'alimentation pour DEL, pourvu : d'un convertisseur à oscillateur bloqué (1) qui comporte un transformateur (6) avec un enroulement primaire (4) ainsi qu'un enroulement secondaire (5), l'enroulement primaire étant monté en série avec un interrupteur commandé (7), conçu sous forme d'un transistor de puissance, étant raccordé à une tension continue d'entrée (UE) tandis qu'un redresseur à diode (8) ainsi qu'un condensateur de charge (9) sont montés derrière l'enroulement secondaire ; d'un circuit de commande qui est destiné à l'interrupteur commandé, est alimenté par une tension auxiliaire (Vcc) dérivée de la tension continue d'entrée et comporte un oscillateur de synchronisation (13) ainsi qu'un étage d'attaque (12), et est conçu pour activer l'interrupteur commandé au moins approximativement dans le minimum de tension des oscillations parasitaires de la tension drain-source ; et d'une régulation du courant secondaire (iD) par un agencement de DEL comportant au moins une DEL, le signal de sortie (iLED) d'un capteur de courant (17) du côté secondaire ainsi qu'un signal de référence (iLED, ref) étant amenés aux entrées d'un amplificateur de régulation (18) dont la sortie est amenée au circuit de commande,
    caractérisé en ce que
    l'oscillateur de synchronisation (13) est conçu sous forme d'une bascule de Schmitt rétrocouplée, la tension drain-source du transistor de puissance (7) est amenée par le biais d'un diviseur de tension (RD, Rm) à l'entrée d'un comparateur (26) et la sortie du comparateur (26) est amenée par le biais d'un réseau de couplage (28) au point de rétrocouplage (A) de l'oscillateur de synchronisation (13), le signal de sortie de l'amplificateur de régulation (18) est ajouté à un signal proportionnel au courant de l'interrupteur (iT) et une valeur de tension correspondant à ce signal cumulé est amenée également au point de rétrocouplage de l'oscillateur de synchronisation (13).
  2. Circuit d'alimentation pour DEL selon la revendication 1, caractérisé en ce que le comparateur (26) est conçu en tant que bascule de Schmitt (14.3).
  3. Circuit d'alimentation pour DEL selon la revendication 1 ou 2, caractérisé en ce que le réseau de couplage (28) est une combinaison résistance-capacité parallèle.
  4. Circuit d'alimentation pour DEL selon l'une des revendications 1 à 3, caractérisé en ce que la sortie de l'amplificateur de régulation (18) est amenée au circuit de commande par le biais d'un photocoupleur (19).
  5. Circuit d'alimentation pour DEL selon la revendication 4, caractérisé en ce que la sortie de l'amplificateur de régulation (18) est appliquée à l'entrée d'un phototransistor du photocoupleur (19), un signal dérivé du courant de l'interrupteur (iT) étant amené à la base du phototransistor et la jonction collecteur-émetteur du phototransistor est placée en série avec une résistance (R19) entre le point de rétrocouplage (A) de l'oscillateur de synchronisation (13) et la masse.
  6. Circuit d'alimentation pour DEL selon la revendication 4, caractérisé en ce qu'il est prévu un transistor de commande (Tf) dont la jonction collecteur-émetteur est placée entre le point de rétrocouplage (A) de l'oscillateur de synchronisation (13) et la masse, d'un côté la base du transistor de commande étant reliée par le biais d'une résistance (R4) et de la jonction collecteur-émetteur d'un phototransistor du photocoupleur (19) avec l'entrée de l'interrupteur commandé (7) et, d'un autre côté, un signal dérivé du courant de l'interrupteur (iT) étant amené à la base du transistor de commande.
  7. Circuit d'alimentation pour DEL selon l'une des revendications 1 à 6, caractérisé en ce que deux diodes antiparallèles (D1, D2) sont montées entre le point de rétrocouplage (A) et l'entrée effective de la porte bascule de Schmitt (14.2) de l'oscillateur de synchronisation (13) et en ce qu'un condensateur (Cb) supplémentaire est monté entre l'entrée de ladite porte et la masse.
  8. Circuit d'alimentation pour DEL selon l'une des revendications 1 à 7, caractérisé en ce qu'il est prévu un oscillateur RC (29) qui est composé d'une bascule de Schmitt rétrocouplée, qui présente une fréquence (f1) plus basse que la fréquence d'horloge (f0) du générateur d'horloge (13) et dont le signal de sortie est amené au point de rétrocouplage (A) de l'oscillateur de synchronisation (13) en vue de sa modulation de fréquence.
  9. Circuit d'alimentation pour DEL selon l'une des revendications 1 à 8, caractérisé en ce que l'entrée d'une autre porte bascule de Schmitt (14.5) est raccordée par le biais d'un diviseur de tension (Rp, Rq) à la tension continue d'entrée (UE) et la sortie de ladite porte est reliée par le biais d'une diode (D3) au point de rétrocouplage (A) de l'oscillateur de synchronisation (13).
  10. Circuit d'alimentation pour DEL selon l'une des revendications 1 à 9, caractérisé en ce qu'il est prévu un oscillateur en mode rafales (e) qui est composé d'une porte bascule de Schmitt (14.6) comportant le montage série d'une résistance (Rd) et d'une diode (Dr), rétrocouplé par le biais d'un réseau RC et parallèle à la résistance de rétrocouplage (Rr), et qui est couplé par le biais d'une diode (Dk) au point de rétrocouplage (A) de l'oscillateur de synchronisation (13) et libère périodiquement ce dernier pendant un intervalle de temps déterminé.
  11. Circuit d'alimentation pour DEL selon l'une des revendications 1 à 10, caractérisé en ce que, entre la masse commune (GND) et le pôle de masse secondaire d'un redresseur secteur (Glr) est monté un transistor série (Tg) dont la grille est activée par la tension auxiliaire (Vcc) à travers une résistance montée en amont (Rh), une diode Zener (Dj) et une résistance (Rk) étant montées en série entre la tension continue d'entrée (UE) et la base d'un transistor auxiliaire de sorte que, pour bloquer le transistor série, sa tension de grille est pratiquement court-circuitée avec l'aide du transistor auxiliaire (Ti) dès que la tension continue d'entrée (UE) dépasse une valeur définie par la diode Zener (Dj).
  12. Circuit d'alimentation pour DEL selon la revendication 11, caractérisé en ce que la base du transistor auxiliaire (Ti) est raccordée à la tension auxiliaire (Vcc) par le montage série d'une diode Zener (D1) et d'une résistance (R1) de sorte à limiter le courant d'activation du transistor série (Tg).
  13. Circuit d'alimentation pour DEL selon la revendication 12, caractérisé en ce qu'il est prévu une résistance de mesure (Rn) pour la détection du courant traversant le transistor série (Tg) et en ce que la tension de mesure aux bornes de cette résistance est amenée par le biais d'une résistance en série (Ro) et d'un condensateur en parallèle (Co) à la base du transistor auxiliaire (Ti).
  14. Circuit d'alimentation pour DEL selon l'une des revendications 1 à 13, caractérisé en ce que toutes les bascules de Schmitt (14.1... 14.6) sont réalisées en tant que portes d'un seul composant CMOS (14).
EP10450158.0A 2009-10-22 2010-10-21 Circuit d'alimentation pour LED Active EP2315499B1 (fr)

Applications Claiming Priority (1)

Application Number Priority Date Filing Date Title
AT0165809A AT508969B1 (de) 2009-10-22 2009-10-22 Led-stromversorgung

Publications (2)

Publication Number Publication Date
EP2315499A1 EP2315499A1 (fr) 2011-04-27
EP2315499B1 true EP2315499B1 (fr) 2013-05-29

Family

ID=43558228

Family Applications (1)

Application Number Title Priority Date Filing Date
EP10450158.0A Active EP2315499B1 (fr) 2009-10-22 2010-10-21 Circuit d'alimentation pour LED

Country Status (2)

Country Link
EP (1) EP2315499B1 (fr)
AT (1) AT508969B1 (fr)

Families Citing this family (6)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
DE202012100109U1 (de) 2012-01-12 2012-02-27 Productivity Engineering Gesellschaft für Prozessintegration mbH Schaltungsanordnung zum Betreiben von LED-Lichtquellen
DE102015202245B4 (de) * 2015-02-09 2024-09-19 Tridonic Gmbh & Co Kg Abwärtswandler mit frequenzmodulierter Schaltersteuerung
CN105577005B (zh) * 2016-02-05 2018-09-25 江苏力行电力电子科技有限公司 一种离线式开关电源的新型电流检测和控制电路
US10143054B2 (en) * 2016-11-10 2018-11-27 Dazzo Techonology Corporation Light-emitting diode driver
US11757367B2 (en) * 2019-12-13 2023-09-12 Joulwatt Technology Co., Ltd Flyback switch circuit and control method thereof
CN114167929B (zh) * 2020-09-11 2023-03-24 兆易创新科技集团股份有限公司 电压产生电路及电子装置

Family Cites Families (9)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US5475579A (en) * 1993-12-20 1995-12-12 At&T Corp. Pulse width modulator for switching power supply
DE69826172T2 (de) * 1997-04-30 2005-02-03 Fidelix Y.K., Kiyose Stromversorgungsgerät
US5914865A (en) * 1997-10-23 1999-06-22 Hewlett-Packard Company Simplified AC-DC switching converter with output isolation
AT411944B (de) * 2001-04-27 2004-07-26 Siemens Ag Oesterreich Schaltwandler
US6577512B2 (en) * 2001-05-25 2003-06-10 Koninklijke Philips Electronics N.V. Power supply for LEDs
JP2004140886A (ja) * 2002-10-15 2004-05-13 Koito Mfg Co Ltd スイッチングレギュレータ回路、及び車両用灯具
US7528551B2 (en) * 2007-02-26 2009-05-05 Semiconductor Components Industries, L.L.C. LED control system
CA2591521A1 (fr) * 2007-05-31 2008-11-30 Ivan Meszlenyi Convertisseur a transfert indirect et a large plage d'alimentation
EP2158794B1 (fr) * 2007-06-15 2011-12-28 Tridonic GmbH & Co KG Appareil permettant de faire fonctionner une source de lumière, notamment une del

Also Published As

Publication number Publication date
AT508969A1 (de) 2011-05-15
AT508969B1 (de) 2011-07-15
EP2315499A1 (fr) 2011-04-27

Similar Documents

Publication Publication Date Title
DE102015105488B4 (de) System und verfahren für eine getaktete leistungsversorgung
DE102015211861B4 (de) Sekundärseitige Erfassungs- und Kommunikationsvorrichtung für eine dynamische Last
DE10040413B4 (de) Schaltungsanordnung zur Erzeugung eines Schaltsignals für ein stromgesteuertes Schaltnetzteil
EP2315499B1 (fr) Circuit d'alimentation pour LED
DE10018229B4 (de) Verfahren zur Regulierung des Ausgangsstroms und/oder der Ausgangsspannung eines Schaltnetzteils
DE102009028482B4 (de) Detektion einer fehlenden Diode in einer synchronen Ausgangsstufe
JP2009165316A (ja) スイッチング電源装置、およびそのスイッチング電源装置に使用される半導体装置
DE202014100858U1 (de) Leuchtdiodenantriebsschaltung mit einer steuerbaren Stromquelle zur Erzeugung eines Haltestroms für den Triac
DE102010029913A1 (de) System und Verfahren zur Emissionsunterdrückung in einem Schaltnetzteil
DE102012007477A1 (de) Verfahren zum Betreiben eines LLC-Resonanzwandlers für ein Leuchtmittel, Wandler und LED-Konverter
DE19900153A1 (de) Integrierte Gate-Treiberschaltung
DE102011075008A1 (de) Controller für einen resonanten schaltwandler
DE102018102639A1 (de) Integrierte Steuerung und Leistungsstufe für ein Schaltnetzteil, Schaltnetzteil und entsprechende Verfahren
DE102010029244A1 (de) System und Verfahren zur Transientenunterdrückung in einem Schaltnetzteil
DE102006006026A1 (de) Beleuchtungssteuereinheit für eine Fahrzeugbeleuchtungsvorrichtung
DE10108131A1 (de) Halbleiterschaltung und Schaltnetzteil
EP2110938B1 (fr) Circuit de commande primaire pour un convertisseur électronique de puissance comportant un transformateur sans enroulement auxiliaire avec un réglage basé sur la durée de continuité de courant du côté secondaire
DE102007002342B3 (de) Vereinfachte primärseitige Ansteuerschaltung für den Schalter in einem Schaltnetzteil
DE102014111614A1 (de) Multifunktionales Pin für einen Treiber einer Leuchtdiode (LED)
DE102014111612A1 (de) Multifunktionales Pin für einen Treiber einer Leuchtdiode (LED)
EP1526622A2 (fr) Ballast électronique avec circuit de protection pour transistors de commutation d'un convertisseur
DE102009042419A1 (de) Schaltungsanordnung zum Betreiben mindestens einer LED
EP1701434A2 (fr) Circuit de commande pour le commutateur d'une alimentation de puissance à découpage
DE102007058614A1 (de) Stromversorgungsanordnung mit Überwachung des Ausgangsstroms
EP0635171B1 (fr) Bloc electronique d'alimentation a decoupage

Legal Events

Date Code Title Description
PUAI Public reference made under article 153(3) epc to a published international application that has entered the european phase

Free format text: ORIGINAL CODE: 0009012

17P Request for examination filed

Effective date: 20101102

AK Designated contracting states

Kind code of ref document: A1

Designated state(s): AL AT BE BG CH CY CZ DE DK EE ES FI FR GB GR HR HU IE IS IT LI LT LU LV MC MK MT NL NO PL PT RO RS SE SI SK SM TR

AX Request for extension of the european patent

Extension state: BA ME

GRAP Despatch of communication of intention to grant a patent

Free format text: ORIGINAL CODE: EPIDOSNIGR1

GRAS Grant fee paid

Free format text: ORIGINAL CODE: EPIDOSNIGR3

GRAA (expected) grant

Free format text: ORIGINAL CODE: 0009210

AK Designated contracting states

Kind code of ref document: B1

Designated state(s): AL AT BE BG CH CY CZ DE DK EE ES FI FR GB GR HR HU IE IS IT LI LT LU LV MC MK MT NL NO PL PT RO RS SE SI SK SM TR

REG Reference to a national code

Ref country code: GB

Ref legal event code: FG4D

Free format text: NOT ENGLISH

REG Reference to a national code

Ref country code: CH

Ref legal event code: EP

REG Reference to a national code

Ref country code: AT

Ref legal event code: REF

Ref document number: 615056

Country of ref document: AT

Kind code of ref document: T

Effective date: 20130615

REG Reference to a national code

Ref country code: IE

Ref legal event code: FG4D

Free format text: LANGUAGE OF EP DOCUMENT: GERMAN

REG Reference to a national code

Ref country code: DE

Ref legal event code: R096

Ref document number: 502010003439

Country of ref document: DE

Effective date: 20130725

REG Reference to a national code

Ref country code: LT

Ref legal event code: MG4D

PG25 Lapsed in a contracting state [announced via postgrant information from national office to epo]

Ref country code: SE

Free format text: LAPSE BECAUSE OF FAILURE TO SUBMIT A TRANSLATION OF THE DESCRIPTION OR TO PAY THE FEE WITHIN THE PRESCRIBED TIME-LIMIT

Effective date: 20130529

Ref country code: LT

Free format text: LAPSE BECAUSE OF FAILURE TO SUBMIT A TRANSLATION OF THE DESCRIPTION OR TO PAY THE FEE WITHIN THE PRESCRIBED TIME-LIMIT

Effective date: 20130529

Ref country code: PT

Free format text: LAPSE BECAUSE OF FAILURE TO SUBMIT A TRANSLATION OF THE DESCRIPTION OR TO PAY THE FEE WITHIN THE PRESCRIBED TIME-LIMIT

Effective date: 20130930

Ref country code: ES

Free format text: LAPSE BECAUSE OF FAILURE TO SUBMIT A TRANSLATION OF THE DESCRIPTION OR TO PAY THE FEE WITHIN THE PRESCRIBED TIME-LIMIT

Effective date: 20130909

Ref country code: NO

Free format text: LAPSE BECAUSE OF FAILURE TO SUBMIT A TRANSLATION OF THE DESCRIPTION OR TO PAY THE FEE WITHIN THE PRESCRIBED TIME-LIMIT

Effective date: 20130829

Ref country code: GR

Free format text: LAPSE BECAUSE OF FAILURE TO SUBMIT A TRANSLATION OF THE DESCRIPTION OR TO PAY THE FEE WITHIN THE PRESCRIBED TIME-LIMIT

Effective date: 20130830

Ref country code: IS

Free format text: LAPSE BECAUSE OF FAILURE TO SUBMIT A TRANSLATION OF THE DESCRIPTION OR TO PAY THE FEE WITHIN THE PRESCRIBED TIME-LIMIT

Effective date: 20130929

Ref country code: FI

Free format text: LAPSE BECAUSE OF FAILURE TO SUBMIT A TRANSLATION OF THE DESCRIPTION OR TO PAY THE FEE WITHIN THE PRESCRIBED TIME-LIMIT

Effective date: 20130529

Ref country code: SI

Free format text: LAPSE BECAUSE OF FAILURE TO SUBMIT A TRANSLATION OF THE DESCRIPTION OR TO PAY THE FEE WITHIN THE PRESCRIBED TIME-LIMIT

Effective date: 20130529

REG Reference to a national code

Ref country code: NL

Ref legal event code: VDEP

Effective date: 20130529

PG25 Lapsed in a contracting state [announced via postgrant information from national office to epo]

Ref country code: PL

Free format text: LAPSE BECAUSE OF FAILURE TO SUBMIT A TRANSLATION OF THE DESCRIPTION OR TO PAY THE FEE WITHIN THE PRESCRIBED TIME-LIMIT

Effective date: 20130529

Ref country code: HR

Free format text: LAPSE BECAUSE OF FAILURE TO SUBMIT A TRANSLATION OF THE DESCRIPTION OR TO PAY THE FEE WITHIN THE PRESCRIBED TIME-LIMIT

Effective date: 20130529

Ref country code: RS

Free format text: LAPSE BECAUSE OF FAILURE TO SUBMIT A TRANSLATION OF THE DESCRIPTION OR TO PAY THE FEE WITHIN THE PRESCRIBED TIME-LIMIT

Effective date: 20130529

Ref country code: BG

Free format text: LAPSE BECAUSE OF FAILURE TO SUBMIT A TRANSLATION OF THE DESCRIPTION OR TO PAY THE FEE WITHIN THE PRESCRIBED TIME-LIMIT

Effective date: 20130829

PG25 Lapsed in a contracting state [announced via postgrant information from national office to epo]

Ref country code: LV

Free format text: LAPSE BECAUSE OF FAILURE TO SUBMIT A TRANSLATION OF THE DESCRIPTION OR TO PAY THE FEE WITHIN THE PRESCRIBED TIME-LIMIT

Effective date: 20130529

PG25 Lapsed in a contracting state [announced via postgrant information from national office to epo]

Ref country code: DK

Free format text: LAPSE BECAUSE OF FAILURE TO SUBMIT A TRANSLATION OF THE DESCRIPTION OR TO PAY THE FEE WITHIN THE PRESCRIBED TIME-LIMIT

Effective date: 20130529

Ref country code: CZ

Free format text: LAPSE BECAUSE OF FAILURE TO SUBMIT A TRANSLATION OF THE DESCRIPTION OR TO PAY THE FEE WITHIN THE PRESCRIBED TIME-LIMIT

Effective date: 20130529

Ref country code: SK

Free format text: LAPSE BECAUSE OF FAILURE TO SUBMIT A TRANSLATION OF THE DESCRIPTION OR TO PAY THE FEE WITHIN THE PRESCRIBED TIME-LIMIT

Effective date: 20130529

Ref country code: EE

Free format text: LAPSE BECAUSE OF FAILURE TO SUBMIT A TRANSLATION OF THE DESCRIPTION OR TO PAY THE FEE WITHIN THE PRESCRIBED TIME-LIMIT

Effective date: 20130529

PG25 Lapsed in a contracting state [announced via postgrant information from national office to epo]

Ref country code: NL

Free format text: LAPSE BECAUSE OF FAILURE TO SUBMIT A TRANSLATION OF THE DESCRIPTION OR TO PAY THE FEE WITHIN THE PRESCRIBED TIME-LIMIT

Effective date: 20130529

Ref country code: IT

Free format text: LAPSE BECAUSE OF FAILURE TO SUBMIT A TRANSLATION OF THE DESCRIPTION OR TO PAY THE FEE WITHIN THE PRESCRIBED TIME-LIMIT

Effective date: 20130529

Ref country code: RO

Free format text: LAPSE BECAUSE OF FAILURE TO SUBMIT A TRANSLATION OF THE DESCRIPTION OR TO PAY THE FEE WITHIN THE PRESCRIBED TIME-LIMIT

Effective date: 20130529

PLBE No opposition filed within time limit

Free format text: ORIGINAL CODE: 0009261

STAA Information on the status of an ep patent application or granted ep patent

Free format text: STATUS: NO OPPOSITION FILED WITHIN TIME LIMIT

BERE Be: lapsed

Owner name: LUNATONE INDUSTRIELLE ELEKTRONIK GMBH

Effective date: 20131031

26N No opposition filed

Effective date: 20140303

PG25 Lapsed in a contracting state [announced via postgrant information from national office to epo]

Ref country code: MC

Free format text: LAPSE BECAUSE OF FAILURE TO SUBMIT A TRANSLATION OF THE DESCRIPTION OR TO PAY THE FEE WITHIN THE PRESCRIBED TIME-LIMIT

Effective date: 20130529

REG Reference to a national code

Ref country code: DE

Ref legal event code: R097

Ref document number: 502010003439

Country of ref document: DE

Effective date: 20140303

REG Reference to a national code

Ref country code: IE

Ref legal event code: MM4A

REG Reference to a national code

Ref country code: FR

Ref legal event code: ST

Effective date: 20140630

PG25 Lapsed in a contracting state [announced via postgrant information from national office to epo]

Ref country code: FR

Free format text: LAPSE BECAUSE OF NON-PAYMENT OF DUE FEES

Effective date: 20131031

PG25 Lapsed in a contracting state [announced via postgrant information from national office to epo]

Ref country code: BE

Free format text: LAPSE BECAUSE OF NON-PAYMENT OF DUE FEES

Effective date: 20131031

PG25 Lapsed in a contracting state [announced via postgrant information from national office to epo]

Ref country code: IE

Free format text: LAPSE BECAUSE OF NON-PAYMENT OF DUE FEES

Effective date: 20131021

PG25 Lapsed in a contracting state [announced via postgrant information from national office to epo]

Ref country code: SM

Free format text: LAPSE BECAUSE OF FAILURE TO SUBMIT A TRANSLATION OF THE DESCRIPTION OR TO PAY THE FEE WITHIN THE PRESCRIBED TIME-LIMIT

Effective date: 20130529

REG Reference to a national code

Ref country code: CH

Ref legal event code: PL

GBPC Gb: european patent ceased through non-payment of renewal fee

Effective date: 20141021

PG25 Lapsed in a contracting state [announced via postgrant information from national office to epo]

Ref country code: CY

Free format text: LAPSE BECAUSE OF FAILURE TO SUBMIT A TRANSLATION OF THE DESCRIPTION OR TO PAY THE FEE WITHIN THE PRESCRIBED TIME-LIMIT

Effective date: 20130529

Ref country code: TR

Free format text: LAPSE BECAUSE OF FAILURE TO SUBMIT A TRANSLATION OF THE DESCRIPTION OR TO PAY THE FEE WITHIN THE PRESCRIBED TIME-LIMIT

Effective date: 20130529

PG25 Lapsed in a contracting state [announced via postgrant information from national office to epo]

Ref country code: GB

Free format text: LAPSE BECAUSE OF NON-PAYMENT OF DUE FEES

Effective date: 20141021

Ref country code: HU

Free format text: LAPSE BECAUSE OF FAILURE TO SUBMIT A TRANSLATION OF THE DESCRIPTION OR TO PAY THE FEE WITHIN THE PRESCRIBED TIME-LIMIT; INVALID AB INITIO

Effective date: 20101021

Ref country code: LU

Free format text: LAPSE BECAUSE OF NON-PAYMENT OF DUE FEES

Effective date: 20131021

Ref country code: LI

Free format text: LAPSE BECAUSE OF NON-PAYMENT OF DUE FEES

Effective date: 20141031

Ref country code: MK

Free format text: LAPSE BECAUSE OF FAILURE TO SUBMIT A TRANSLATION OF THE DESCRIPTION OR TO PAY THE FEE WITHIN THE PRESCRIBED TIME-LIMIT

Effective date: 20130529

Ref country code: CH

Free format text: LAPSE BECAUSE OF NON-PAYMENT OF DUE FEES

Effective date: 20141031

REG Reference to a national code

Ref country code: CH

Ref legal event code: AECN

Free format text: DAS PATENT IST AUFGRUND DES WEITERBEHANDLUNGSANTRAGS VOM 22. JULI 2015 REAKTIVIERT WORDEN.

PG25 Lapsed in a contracting state [announced via postgrant information from national office to epo]

Ref country code: MT

Free format text: LAPSE BECAUSE OF FAILURE TO SUBMIT A TRANSLATION OF THE DESCRIPTION OR TO PAY THE FEE WITHIN THE PRESCRIBED TIME-LIMIT

Effective date: 20130529

PGRI Patent reinstated in contracting state [announced from national office to epo]

Ref country code: CH

Effective date: 20150723

Ref country code: LI

Effective date: 20150723

REG Reference to a national code

Ref country code: AT

Ref legal event code: MM01

Ref document number: 615056

Country of ref document: AT

Kind code of ref document: T

Effective date: 20151021

PG25 Lapsed in a contracting state [announced via postgrant information from national office to epo]

Ref country code: AT

Free format text: LAPSE BECAUSE OF NON-PAYMENT OF DUE FEES

Effective date: 20151021

PG25 Lapsed in a contracting state [announced via postgrant information from national office to epo]

Ref country code: AL

Free format text: LAPSE BECAUSE OF FAILURE TO SUBMIT A TRANSLATION OF THE DESCRIPTION OR TO PAY THE FEE WITHIN THE PRESCRIBED TIME-LIMIT

Effective date: 20130529

REG Reference to a national code

Ref country code: DE

Ref legal event code: R079

Ref document number: 502010003439

Country of ref document: DE

Free format text: PREVIOUS MAIN CLASS: H05B0033080000

Ipc: H05B0045000000

PGFP Annual fee paid to national office [announced via postgrant information from national office to epo]

Ref country code: DE

Payment date: 20231020

Year of fee payment: 14

Ref country code: CH

Payment date: 20231102

Year of fee payment: 14