EP2308085A1 - Semiconductor package with integrated interference shielding and method of manufacture therof - Google Patents
Semiconductor package with integrated interference shielding and method of manufacture therofInfo
- Publication number
- EP2308085A1 EP2308085A1 EP08796999A EP08796999A EP2308085A1 EP 2308085 A1 EP2308085 A1 EP 2308085A1 EP 08796999 A EP08796999 A EP 08796999A EP 08796999 A EP08796999 A EP 08796999A EP 2308085 A1 EP2308085 A1 EP 2308085A1
- Authority
- EP
- European Patent Office
- Prior art keywords
- wirebond
- springs
- spring
- conductive layer
- substrate
- Prior art date
- Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
- Withdrawn
Links
Classifications
-
- H—ELECTRICITY
- H10—SEMICONDUCTOR DEVICES; ELECTRIC SOLID-STATE DEVICES NOT OTHERWISE PROVIDED FOR
- H10W—GENERIC PACKAGES, INTERCONNECTIONS, CONNECTORS OR OTHER CONSTRUCTIONAL DETAILS OF DEVICES COVERED BY CLASS H10
- H10W42/00—Arrangements for protection of devices
- H10W42/20—Arrangements for protection of devices protecting against electromagnetic or particle radiation, e.g. light, X-rays, gamma-rays or electrons
-
- H—ELECTRICITY
- H10—SEMICONDUCTOR DEVICES; ELECTRIC SOLID-STATE DEVICES NOT OTHERWISE PROVIDED FOR
- H10W—GENERIC PACKAGES, INTERCONNECTIONS, CONNECTORS OR OTHER CONSTRUCTIONAL DETAILS OF DEVICES COVERED BY CLASS H10
- H10W42/00—Arrangements for protection of devices
- H10W42/60—Arrangements for protection of devices protecting against electrostatic charges or discharges, e.g. Faraday shields
-
- H—ELECTRICITY
- H10—SEMICONDUCTOR DEVICES; ELECTRIC SOLID-STATE DEVICES NOT OTHERWISE PROVIDED FOR
- H10W—GENERIC PACKAGES, INTERCONNECTIONS, CONNECTORS OR OTHER CONSTRUCTIONAL DETAILS OF DEVICES COVERED BY CLASS H10
- H10W42/00—Arrangements for protection of devices
- H10W42/20—Arrangements for protection of devices protecting against electromagnetic or particle radiation, e.g. light, X-rays, gamma-rays or electrons
- H10W42/261—Arrangements for protection of devices protecting against electromagnetic or particle radiation, e.g. light, X-rays, gamma-rays or electrons characterised by their shapes or dispositions
- H10W42/276—Arrangements for protection of devices protecting against electromagnetic or particle radiation, e.g. light, X-rays, gamma-rays or electrons characterised by their shapes or dispositions the arrangements being on an external surface of the package, e.g. on the outer surface of an encapsulation
-
- H—ELECTRICITY
- H10—SEMICONDUCTOR DEVICES; ELECTRIC SOLID-STATE DEVICES NOT OTHERWISE PROVIDED FOR
- H10W—GENERIC PACKAGES, INTERCONNECTIONS, CONNECTORS OR OTHER CONSTRUCTIONAL DETAILS OF DEVICES COVERED BY CLASS H10
- H10W72/00—Interconnections or connectors in packages
-
- H—ELECTRICITY
- H10—SEMICONDUCTOR DEVICES; ELECTRIC SOLID-STATE DEVICES NOT OTHERWISE PROVIDED FOR
- H10W—GENERIC PACKAGES, INTERCONNECTIONS, CONNECTORS OR OTHER CONSTRUCTIONAL DETAILS OF DEVICES COVERED BY CLASS H10
- H10W72/00—Interconnections or connectors in packages
- H10W72/071—Connecting or disconnecting
- H10W72/075—Connecting or disconnecting of bond wires
-
- H—ELECTRICITY
- H10—SEMICONDUCTOR DEVICES; ELECTRIC SOLID-STATE DEVICES NOT OTHERWISE PROVIDED FOR
- H10W—GENERIC PACKAGES, INTERCONNECTIONS, CONNECTORS OR OTHER CONSTRUCTIONAL DETAILS OF DEVICES COVERED BY CLASS H10
- H10W72/00—Interconnections or connectors in packages
- H10W72/071—Connecting or disconnecting
- H10W72/075—Connecting or disconnecting of bond wires
- H10W72/07531—Techniques
- H10W72/07532—Compression bonding, e.g. thermocompression bonding
- H10W72/07533—Ultrasonic bonding, e.g. thermosonic bonding
-
- H—ELECTRICITY
- H10—SEMICONDUCTOR DEVICES; ELECTRIC SOLID-STATE DEVICES NOT OTHERWISE PROVIDED FOR
- H10W—GENERIC PACKAGES, INTERCONNECTIONS, CONNECTORS OR OTHER CONSTRUCTIONAL DETAILS OF DEVICES COVERED BY CLASS H10
- H10W72/00—Interconnections or connectors in packages
- H10W72/50—Bond wires
- H10W72/551—Materials of bond wires
- H10W72/552—Materials of bond wires comprising metals or metalloids, e.g. silver
- H10W72/5522—Materials of bond wires comprising metals or metalloids, e.g. silver comprising gold [Au]
-
- H—ELECTRICITY
- H10—SEMICONDUCTOR DEVICES; ELECTRIC SOLID-STATE DEVICES NOT OTHERWISE PROVIDED FOR
- H10W—GENERIC PACKAGES, INTERCONNECTIONS, CONNECTORS OR OTHER CONSTRUCTIONAL DETAILS OF DEVICES COVERED BY CLASS H10
- H10W72/00—Interconnections or connectors in packages
- H10W72/50—Bond wires
- H10W72/551—Materials of bond wires
- H10W72/552—Materials of bond wires comprising metals or metalloids, e.g. silver
- H10W72/5525—Materials of bond wires comprising metals or metalloids, e.g. silver comprising copper [Cu]
-
- H—ELECTRICITY
- H10—SEMICONDUCTOR DEVICES; ELECTRIC SOLID-STATE DEVICES NOT OTHERWISE PROVIDED FOR
- H10W—GENERIC PACKAGES, INTERCONNECTIONS, CONNECTORS OR OTHER CONSTRUCTIONAL DETAILS OF DEVICES COVERED BY CLASS H10
- H10W72/00—Interconnections or connectors in packages
- H10W72/50—Bond wires
- H10W72/59—Bond pads specially adapted therefor
-
- H—ELECTRICITY
- H10—SEMICONDUCTOR DEVICES; ELECTRIC SOLID-STATE DEVICES NOT OTHERWISE PROVIDED FOR
- H10W—GENERIC PACKAGES, INTERCONNECTIONS, CONNECTORS OR OTHER CONSTRUCTIONAL DETAILS OF DEVICES COVERED BY CLASS H10
- H10W72/00—Interconnections or connectors in packages
- H10W72/851—Dispositions of multiple connectors or interconnections
- H10W72/874—On different surfaces
- H10W72/884—Die-attach connectors and bond wires
-
- H—ELECTRICITY
- H10—SEMICONDUCTOR DEVICES; ELECTRIC SOLID-STATE DEVICES NOT OTHERWISE PROVIDED FOR
- H10W—GENERIC PACKAGES, INTERCONNECTIONS, CONNECTORS OR OTHER CONSTRUCTIONAL DETAILS OF DEVICES COVERED BY CLASS H10
- H10W72/00—Interconnections or connectors in packages
- H10W72/90—Bond pads, in general
- H10W72/951—Materials of bond pads
- H10W72/952—Materials of bond pads comprising metals or metalloids, e.g. PbSn, Ag or Cu
-
- H—ELECTRICITY
- H10—SEMICONDUCTOR DEVICES; ELECTRIC SOLID-STATE DEVICES NOT OTHERWISE PROVIDED FOR
- H10W—GENERIC PACKAGES, INTERCONNECTIONS, CONNECTORS OR OTHER CONSTRUCTIONAL DETAILS OF DEVICES COVERED BY CLASS H10
- H10W74/00—Encapsulations, e.g. protective coatings
-
- H—ELECTRICITY
- H10—SEMICONDUCTOR DEVICES; ELECTRIC SOLID-STATE DEVICES NOT OTHERWISE PROVIDED FOR
- H10W—GENERIC PACKAGES, INTERCONNECTIONS, CONNECTORS OR OTHER CONSTRUCTIONAL DETAILS OF DEVICES COVERED BY CLASS H10
- H10W90/00—Package configurations
- H10W90/701—Package configurations characterised by the relative positions of pads or connectors relative to package parts
- H10W90/721—Package configurations characterised by the relative positions of pads or connectors relative to package parts of bump connectors
- H10W90/724—Package configurations characterised by the relative positions of pads or connectors relative to package parts of bump connectors between a chip and a stacked insulating package substrate, interposer or RDL
-
- H—ELECTRICITY
- H10—SEMICONDUCTOR DEVICES; ELECTRIC SOLID-STATE DEVICES NOT OTHERWISE PROVIDED FOR
- H10W—GENERIC PACKAGES, INTERCONNECTIONS, CONNECTORS OR OTHER CONSTRUCTIONAL DETAILS OF DEVICES COVERED BY CLASS H10
- H10W90/00—Package configurations
- H10W90/701—Package configurations characterised by the relative positions of pads or connectors relative to package parts
- H10W90/731—Package configurations characterised by the relative positions of pads or connectors relative to package parts of die-attach connectors
- H10W90/734—Package configurations characterised by the relative positions of pads or connectors relative to package parts of die-attach connectors between a chip and a stacked insulating package substrate, interposer or RDL
-
- H—ELECTRICITY
- H10—SEMICONDUCTOR DEVICES; ELECTRIC SOLID-STATE DEVICES NOT OTHERWISE PROVIDED FOR
- H10W—GENERIC PACKAGES, INTERCONNECTIONS, CONNECTORS OR OTHER CONSTRUCTIONAL DETAILS OF DEVICES COVERED BY CLASS H10
- H10W90/00—Package configurations
- H10W90/701—Package configurations characterised by the relative positions of pads or connectors relative to package parts
- H10W90/751—Package configurations characterised by the relative positions of pads or connectors relative to package parts of bond wires
- H10W90/754—Package configurations characterised by the relative positions of pads or connectors relative to package parts of bond wires between a chip and a stacked insulating package substrate, interposer or RDL
Definitions
- the present invention is directed to semiconductor device packages and, more particularly, to electromagnetic and/or radio frequency interference shielding for semiconductor devices.
- RF radio frequency
- EMI electromagnetic interference
- the traditional method of isolating RF devices from such electromagnetic interference is to cover the RF device with a grounded metal enclosure typically called a "can.”
- a grounded metal enclosure typically called a "can.”
- this solution is costly and lacks design flexibility.
- the metal can adds significant size to the device footprint on a printed circuit board, and also adds weight to the printed circuit board.
- aspects and embodiments of the present invention are directed to a semiconductor device package, and methods of making the same, that uses wirebond process technologies to integrate an electromagnetic interference shield into the device package.
- wirebond processes are used to form wirebond springs that are positioned around the device and coupled to conductive layers above and below the device, thereby forming an electromagnetic interference shield around the device.
- the shape of and spring effect created by the wirebond springs enable a robust manufacturing process to create reliable electrical connections between a conductive layer at the top of the molded package and a ground plane in the substrate of the package.
- the use of these wirebond springs provides a flexible solution for integrated electromagnetic interference shielding that may be applied to any over-molded device.
- One aspect is directed to a packaged semiconductor module having an integrated electromagnetic interference shield.
- the packaged semiconductor module comprises a substrate having a ground plane, an electronic device mounted on a surface of the substrate, a plurality of wirebond springs disposed about the electronic device and electrically coupled to the ground plane, a mold compound covering the electronic device and at least partially covering the plurality of wirebond springs, and a conductive layer disposed on a top surface of the mold compound and electrically coupled to at least some of the plurality of wirebond springs, wherein the plurality of wirebond springs, the conductive layer and the ground plane together comprise the integrated electromagnetic interference shield.
- the conductive layer comprises silver-filled epoxy.
- the wirebond springs can be made from various conductive materials, such as gold wire or copper wire.
- Each of the plurality of wirebond springs may comprise a continuous loop of wire shaped to provide a spring effect that permits contact between the conductive layer and the wirebond spring to provide the electrical coupling between the conductive layer and the wirebond spring.
- the electronic device is an RF device.
- a wirebond spring formed of a continuous loop of wire comprises a ball bond, a zone of inflection, a crest, a convex region extending between the zone of inflection and the crest, a sloping tail region, and a substantially flat region extending between the crest and the sloping tail region, wherein the zone of inflection is between the convex region and the ball bond.
- the crest is substantially vertically above the zone of inflection.
- the wirebond spring may be formed from a variety of conductive materials, including gold wire or copper wire. In one example, wirebond springs having this structure are used in the semiconductor module discussed above.
- the semiconductor module package comprises a substrate, first and second metallized connection points disposed on a first surface of the substrate, and a wirebond spring comprising a continuous wire extending between the first metallized connection point and the second metallized connection point.
- the wirebond spring comprises a ball bond electrically connected to the first metallized connection point, a zone of inflection, a crest, a convex region extending between the zone of inflection and the crest, a substantially flat region proximate the crest, and a sloping tail region extending between the substantially flat region and the second metallized connection point.
- the semiconductor module package further comprises a ground plane disposed on the substrate and electrically coupled to at least one of the first and second metallized connection points.
- the semiconductor module package further comprises an electronic device, and a plurality of additional wirebond springs substantially identical to the wirebond spring, wherein the plurality of wirebond springs are positioned on the substrate about a perimeter of the electronic device.
- the semiconductor module package further comprises a mold compound covering the electronic device and at least partially covering the plurality of wirebond springs, and a conductive layer disposed on a surface of the mold compound and electrically connected to at least some of the plurality of wirebond springs, wherein the ground plane, the conductive layer and the at least some of the plurality of wirebond springs together form the integrated electromagnetic interference shield.
- Another aspect is directed to a method of manufacturing a module having an integrated electromagnetic interference shield.
- the method comprises connecting an electronic device to a substrate, providing metallizations on the substrate, forming a plurality of wirebond springs connected to the metallizations, performing a transfer molding process to encapsulate the electronic device in mold compound and to at least partially cover the plurality of wirebond springs with the mold compound, and disposing a conductive layer on a surface of the mold compound, the conductive layer electrically connected to at least some of the plurality of wirebond springs.
- the method further comprises ablating the surface of the mold compound, prior to disposing the conductive layer on the surface of the mold compound, to expose regions of at least some of the plurality of wirebond springs.
- providing metallizations includes providing a ground plane and at least one wirebond contact area electrically connected to the ground plane.
- forming the plurality of wirebond springs includes depositing a wire ball on the metallizations, forming a wire loop by drawing wire from the wire ball to form the wire loop having a first end connected to the wire ball and a second end, and connecting the second end to the metallizations.
- disposing the conductive layer on the surface of the mold compound includes painting a layer of silver-filled epoxy on the surface of the mold compound.
- an electronic module comprises a substrate, an electronic device disposed on the substrate, and integrated electromagnetic interference shield formed from a plurality of discrete structures disposed substantially about the electronic device, the structures having a minimum spacing defined by a fraction of the wavelength of a signal to be shielded by the integrated electromagnetic interference shield.
- the fraction of the wavelength is 1/20.
- the plurality of discrete structures includes a plurality of wirebond springs, as discussed below.
- FIG. l is a flow diagram illustrating one example of a method of providing an integrated EMI shield as part of a packaging process, according to aspects of the invention
- FIG. 2 is a diagram of one example of an electronic module comprising a substrate and one or more dies mounted thereto;
- FIG. 3 is a diagram of one example of a device package incorporating an integrated EMI shield according to aspects of the invention.
- FIG. 4A is a diagram of another example of a device package incorporating an integrated EMI shield according to aspects of the invention
- FIG. 4B is a plan view of a portion of a device package illustrating a continuous wirebond track according to aspects of the invention
- FIG. 5 is an illustration of one example of a wirebond spring according to aspects of the invention.
- FIG. 6 is a flow diagram illustrating one example of a method of forming a wirebond spring according to aspects of the invention.
- FIG. 7 is a diagram of one example of a wirebond spring according to aspects of the invention.
- FIG. 8 is a diagram illustrating deformation of a wirebond spring during the transfer molding process, according to aspects of the invention.
- FIG. 9 is an image of one example of a wirebond spring incorporated in a device package according to aspects of the invention.
- FIG. 10 is a plan view image of one example of a wirebond spring according to aspects of the invention.
- the size (length, width and thickness) and weight of the finished product can often be critical design parameters. For example, particularly for cellular phone handsets, there is continuing drive toward smaller and lighter devices that offer increased functionality and features. Accordingly, the size and weight of individual components used in these devices can also be important. As discussed above, the conventional approach for providing electromagnetic interference shielding for RF devices involves placing a grounded metal can over the individual RF device to be shielded, which adds size, weight and cost to the design and therefore, may be undesirable in many applications.
- an integrated EMI shield can be formed using wirebond manufacturing processes, as discussed further below, and therefore, can be manufactured using existing tools and assembled on a common processing line with conventional wirebonds used to provide electrical connections to electronic devices in the module. This approach may provide high design flexibility as well as an easier and less expensive method by which to manufacture EMI shields.
- an integrated "wirebond cage” shield provides a way to achieve inter/intra module isolation and low package profile, which has not been achieved by conventional existing technologies.
- a wirebond cage may be formed using "wirebond spring" connectors having a particular and well-controlled design and shape to provide a robust and practical EMI shield for various packages and process conditions.
- FIG. 1 there is illustrated one example of a method of packaging an electronic device or module incorporating an integrated EMI shield, in accordance with aspects of the invention. Aspects and embodiments of the method are discussed below with continuing reference to FIG. 1.
- a first step 100 includes preparing a substrate to be incorporated into an electronic module.
- This step 100 may include forming metallizations on the substrate that may be used to interconnect various components of the electronic module and at least some of which may become part of the integrated EMI shield, as discussed further below.
- an electronic module may be assembled according to methods and techniques known to those skilled in the art.
- This step 102 may include acts such as mounting one or more dies to the substrate, forming any necessary internal or external connections or connection points (including depositing layers of metallization and/or dielectric), etc. Therefore, it is to be appreciated that although module assembly is illustrated as a single step 102 in FIG. 1, it may comprise several steps that may be performed at the same time, at different times, and/or in different locations. Furthermore, it is to be appreciated that step 100 may be considered part of step 102.
- the module 200 comprises one or more dies 202 mounted to a substrate 204.
- Some examples of the module 200 include, but are not limited to, power amplifiers, transceivers, linear devices, filters and other devices that may require or benefit from EMI shielding.
- EMI shielding is typically desirable for RF devices and therefore, at least one of the dies 202 may be an RF device and the module 200 may be an RF module; however, it is to be appreciated that the invention is not so limited, and the dies 202 may comprise any type of digital or analog device or component.
- the dies 202 are mounted to the substrate 204 using wire bonds 206 connected to bond pads 208, as illustrated in FIG. 2.
- the dies 202 may be mounted to the substrate 204 using flip chip bonding methods, or any other suitable technique known to those skilled in the art.
- an integrated EMI shield is incorporated into the module 200 by constructing a wirebond cage around the edges of the substrate 204 during the packaging process.
- a wirebond process similar to the conventional process used to form wirebonds 206 and using the same equipment may be implemented to construct a wirebond spring, as discussed below.
- a plurality of these wirebond springs may be placed around the die(s) 202 on the substrate 204 and connected to ground planes in the package, as discussed further below, to provide a wirebond spring cage that forms the integrated EMI shield.
- a manufacturing difficulty lies in finding a way to connect the ground plane in the substrate to the top conductive shield layer. Embodiments of the methods of forming an integrated shield using wirebond spring connectors provide a robust manufacturing process for resolving this difficulty, as discussed further below.
- step 100 may include forming metallizations on the substrate 204 that will become part of the integrated EMI shield.
- these metallizations may include wirebond pads 210, a ground plane 212, and vias 214 that connect the wirebond pads to the ground plane.
- Wirebond springs 216 may then be connected to the wirebond pads 210 (step 104), as discussed further below. It is to be appreciated that although in the example illustrated in FIG. 3, two discrete wirebond pads 210, with associated vias 214, are provided for each wirebond spring 216, the invention is not so limited and many other configurations are contemplated. For example, as illustrated in FIGS.
- the individual wirebond pads 210 may be replaced with a metallization track or ring 218 that may at least partially encircle the die(s) 202.
- one or more vias 214 may be provided at points along the track 218 to couple the track, and therefore the wirebond springs 216, to the ground plane 212.
- the track 218 may be continuous between two or more wirebond springs 216 and therefore, each wirebond spring need not have an individually associated via 214.
- the method of forming an integrated EMI shield includes a transfer molding process (step 106) to encapsulate the die(s) 202 in a mold compound 220.
- a transfer molding process step 106 to encapsulate the die(s) 202 in a mold compound 220.
- the substrate 204 is placed in a lower mold chase, an upper mold chase is lowered onto the lower mold chase to a seal a cavity around the device, and the mold compound 220 is flowed into the cavity to encapsulate the die(s) 202 on the substrate.
- Transfer molding processes are well known to those skilled in the art.
- an ablation process may be used to expose the tops of the wirebond springs 216 through the mold compound 220.
- the ablation process may include, for example, a laser ablation process, grinding and/or polishing the mold compound 220 to remove a layer of mold compound and expose the tops of the wirebond springs 216.
- the ablation process may remove a layer of mold compound that is less than about 40 microns thick. In another example, the ablation process may remove a layer of mold compound that is about 10 microns thick.
- a thin conductive coating or layer 222 may be formed on top of the mold compound 220 (step 110) to contact the exposed tops of the wirebond springs 216.
- the conductive layer 222 may be deposited on top of the mold compound 220 using any of various techniques known to those skilled in the art, such as, by printing, depositing, sputtering, etc.
- the conductive layer 222 comprises a metal-filled epoxy, such as a silver-filled epoxy, that is spray-painted on top of the mold compound 220. The conductive layer 222 contacts the exposed tops of the wirebond springs 216 and thus electrically connects the exposed wirebond springs.
- the module 200 includes a ground plane 212 disposed along a bottom surface of the substrate 204, as shown in FIG. 3, and connected to the wirebond springs 216 by vias 214.
- the wirebond springs 216 provide a flexible (because they may be located anywhere suitable on the substrate) and fully integrated connection between the ground plane 212 in the substrate 204 and the top conductive shield layer 222.
- the wirebond springs 216 have a defined shape, as discussed further below, which is controlled to produce a spring effect that facilitates creating reliable electrical connections between the wirebond springs and the conductive layer 222.
- one or more of the die(s) 202 may be substantially enclosed in a grounded EMI shield formed by the conductive layer 222, the wirebond springs 216 (and their associated metallizations, such as vias 214 and bond pads 210) and the ground plane 212.
- This integrated EMI shield may add minimal size and weight to the module 200, unlike the bulky metal cans of conventional EMI shielding solutions.
- the wirebond springs 216 have a particular shape and height that are well controlled and substantially different from conventional wirebonds 206.
- conventional wirebonds 206 are formed, using a wirebonding machine, by connecting one end of a bond wire to the die 202 and controlling the movement of the wirebonding machine to draw the bond wire away from the die to form a loop, as illustrated in FIGS. 2 and 3, and then connecting the other end of the bond wire to a pad on the substrate.
- the wirebond springs 216 may be formed using a similar technique, but the wire loop is processed, by manipulating x-axis and y-axis motion of the wirebonding machine, to a unique shape that provides the desired spring effect and other properties of the wirebond spring discussed below.
- the wirebond spring 216 comprises a ball bond 224, which provides a first connection point between the wirebond spring and the substrate 204, and a wire loop 226 extending from the ball bond to a second connection point 228 on the substrate.
- the process of forming the wirebond spring 216 may begin with a first step 112 of forming the ball bond 224. This step may include placing a metal ball on a wirebond pad 210 (see FIG. 3) on the substrate 204 (step 114) and bonding the ball to the wirebond pad (step 116) to form the ball bond 224.
- the wirebond spring may be formed using any of a variety of metals, including gold (as is commonly used for conventional wirebonds) and copper.
- the wirebond pad 210 may similarly be gold, or gold-plated, and the ball bond 224 is ultrasonically bonded to the substrate 204.
- a similar thermosonic process may be used to form a copper ball bond 224 on gold, copper or tin-plated wirebond pads 210.
- the wire loop 226 is formed by drawing the wire from the ball bond 224, shaping the wire (step 118) by manipulating the x-axis and y-axis motion of the wirebonding machine, and finally bonding the tail end of the wire loop to the wirebond pad 210 (step 120).
- the wire loop 226 is shaped to have the shape illustrated in FIG. 5, or a shape similar thereto.
- the wirebond spring 216 comprises a zone of inflection 230 near the ball bond 224.
- the wire extends upwardly from the zone of inflection 230 to a crest 232 of the wirebond spring 216.
- a convex region 234 extends between the zone of inflection 230 and the crest 232.
- the wirebond spring 216 further comprises an upper region 236 proximate the crest 232 and a downward sloping tail region 238 that extends between the upper region 236 and the second connection point 228.
- the upper region 236 is substantially flat so as to provide a large contact area with the upper conductive layer 222 (see FIG. 4), thereby facilitating a good electrical connection with the conductive layer.
- the zone of inflection 230 is used to make the wirebond spring 216 more resilient, compared to a conventional wirebond, contributing the spring effect of the wirebond spring and the ability of the wirebond spring with withstand the pressure applied by the mold chase and mold compound and to retain its shape during the transfer molding process 106, as discussed further below.
- the crest 232 of the wirebond spring is positioned substantially over the zone of inflection 236, as indicated by dotted line 240, which may further contribute to the resiliency of the wirebond spring 216, as discussed below.
- the device is placed in a lower mold chase, an upper mold chase is lowered onto the lower mold chase to a seal a cavity around the device, and the mold compound 220 is flowed into the cavity.
- the height of the wirebond spring 216 measured from the wirebond pad 210 to the crest 232, may be made slightly taller than the expected or designed thickness of the mold compound 220.
- the wirebond spring 216 is compressed by the descending upper mold chase 242, as illustrated in FIG. 8.
- the upper mold chase 242 first makes contact the crest 232 of the wirebond spring 216, as the crest is the highest point of the wirebond spring.
- the wirebond spring 216 Due to the spring constant of the wirebond spring 216, provided by the zone of inflection 230 and the positioning of the crest 232 substantially over the zone of inflection, the wirebond spring remains in contact with the surface of the upper mold chase 242, as illustrated in FIG. 8.
- This spring effect provided by the shape of the wirebond spring 216 enables robust manufacturing of the integrated EMI shield because by causing the top of the wirebond spring to remain in contact with the surface of the mold chase, only a thin layer of mold compound may cover the top of the wirebond spring, such that the top of the wirebond spring may be easily and reliably exposed following the ablation process (step 108).
- the wirebond spring 216 has a large spring range in the vertical direction and is able to absorb variations in finished height resulting from variations in the mold compound thickness, the substrate thickness and warpage that may occur during the transfer molding process.
- the height of the wirebond spring may be selected to be sufficiently high such that the wirebond spring is compressed when the upper mold chase 242 descends, but not so high that the descending upper mold chase crushes the wirebond spring.
- the wirebond spring should not be so high that the amount of deformation required to accommodate the descending upper mold chase 242 exceeds the spring capability of the wirebond spring.
- the top of the wirebond spring may not contact or be sufficiently near the upper surface of the mold compound following the transfer molding process, and thus may not be exposed by the ablation process (step 108), or may not exhibit sufficient elastic deformation (spring effect) to hold the top of the wirebond spring in contact with the upper surface of the mold compound.
- the height of the wirebond spring 216 is about 90 microns taller than the designed thickness of the mold compound.
- the wirebond spring may have a different height depending on factors such as, for example, the metal used to form the wirebond spring, the mold material, etc.
- the shape of the wirebond spring 216 is optimized to provide a large contact area with the conductive layer 222, thereby facilitating good electrical connection with the conductive layer 222.
- the upper region 236 of the wirebond spring 216 is substantially flat.
- the upper region 236 may provide a large flat area (length) that is in contact with the mold chase (or surface of the mold compound). This is the area that will be exposed at the top of the package by the ablation step (step 108) and in contact with the conductive layer 222 to form an electrical connection with the conductive layer 222 and complete the EMI shield.
- FIG. 9 there is illustrated an image of one example of a wirebond spring incorporated in a device package.
- the upper region 236 of the wirebond spring forms a large flat area on top of the mold compound 220 and in contact with the conductive layer 222.
- a plan view of the wirebond spring of FIG. 9 is illustrated in FIG. 10. Referring to FIG. 10, a long length 244 of exposed wire, predominantly, but not necessarily entirely, corresponding to the upper region 236 and crest 232 of the wirebond spring, can be seen on top of the mold compound 220.
- Manufactured and simulated examples of packages including wirebond springs have been created having an average exposure length 244 of about 400 microns, and a minimum exposure length of about 200 microns. These examples illustrate an improvement in the exposure length of the wire of about 10x compared to conventional wirebond loops (206 in FIG. 4A).
- This increased contact area provides a robust and low resistance electrical connection for the integrated EMI shield. Furthermore, if a material such as copper is used for the wirebond springs, rather than gold, for example to reduce cost, the large contact area may be particularly important as copper has a lower conductivity than does gold. In addition, as no solder is used to make the connection between the exposed region of the wirebond spring and the conductive layer 222, (the connection being made by the just contact between the two conductors), the larger the contact area, the more reliable the connection may be.
- the shape of the wirebond spring 216 also provide resiliency during the transfer molding process. Applicants have experimentally determined that it is important the wirebond springs remain upright during the transfer molding process so that the upper region is at or near the top of the mold compound and can be readily exposed with minimal ablation. Tests and simulations have demonstrated that conventionally-shaped wirebond loops fold and collapse during the transfer molding process because their shape provides little or no stability. As a result, the loops can move in any direction under pressure from the upper mold chase 242 and flowing mold compound.
- the shape of the wirebond springs 216 controls movement of the wirebond spring to, predominantly, compression (elastic deformation) in the vertical direction (y-direction in FIG. 3), resulting in the spring effect discussed above.
- the wirebond springs are stiff in the in-plane direction (i.e., the x- z-direction in FIG. 3) and have good resistance to mold flow and wire sweep defects, which may be major concern with very high loops.
- an effective, low cost and robust integrated EMI shield can be provided in any transfer molded module using only the ground plane typically already present in the module substrate, a thin layer of conductive material deposited on top of the mold compound, and a plurality of the wirebond springs discussed herein to connect the conductive layer to the ground plane, thereby forming a complete shield for some or all of the devices in the module.
- the wirebond springs may be placed anywhere in the package, with optional redundant connections to ensure the contact to the conductive layer 222 meets all electrical requirements, allowing for a very flexible EMI shield design that can be easily modified to accommodate different module layouts and devices.
- the vias 214 connecting the wirebond pads 210 (or track 218) to the ground plane need not be coincident with each pad, or with specific locations on the ground plane, allowing for flexible pad 210 and via 214 placement in the module.
- the number of wirebond springs required to provide an adequate EMI shield depends on the operating frequency of the devices to be shielded and the level of shielding required. For example, the wire density (i.e., the spacing between immediately adjacent wirebond springs 216 in any given direction) may increase with increasing signal frequency. In one example, a wire spacing of about ⁇ /20 (where ⁇ is the wavelength of the signal to be shielded) may be used.
- wire spacing need not be uniform, provided only that the minimum spacing to achieve desired shielding at a given frequency is maintained.
- Examples of wirebond spring EMI cages were tested and found to provide approximately a 20 dB shield, which is presently sufficient for most RF handset applications.
- the wirebond springs discussed herein can be used to provide a completely integrated EMI shield that is highly flexible and adds minimal cost, weight and/or size to the module.
- the wirebond springs may be processed using traditional processing techniques which are low cost, robust and do not require the procurement of any additional or specialized assembly equipment.
Landscapes
- Shielding Devices Or Components To Electric Or Magnetic Fields (AREA)
- Structures Or Materials For Encapsulating Or Coating Semiconductor Devices Or Solid State Devices (AREA)
- Wire Bonding (AREA)
Abstract
Description
Claims
Priority Applications (1)
| Application Number | Priority Date | Filing Date | Title |
|---|---|---|---|
| EP14163096.2A EP2752872B1 (en) | 2008-07-31 | 2008-07-31 | Semiconductor package with integrated interference shielding and method of manufacture thereof |
Applications Claiming Priority (1)
| Application Number | Priority Date | Filing Date | Title |
|---|---|---|---|
| PCT/US2008/071832 WO2010014103A1 (en) | 2008-07-31 | 2008-07-31 | Semiconductor package with integrated interference shielding and method of manufacture therof |
Related Child Applications (1)
| Application Number | Title | Priority Date | Filing Date |
|---|---|---|---|
| EP14163096.2A Division EP2752872B1 (en) | 2008-07-31 | 2008-07-31 | Semiconductor package with integrated interference shielding and method of manufacture thereof |
Publications (2)
| Publication Number | Publication Date |
|---|---|
| EP2308085A1 true EP2308085A1 (en) | 2011-04-13 |
| EP2308085A4 EP2308085A4 (en) | 2013-06-05 |
Family
ID=41610627
Family Applications (2)
| Application Number | Title | Priority Date | Filing Date |
|---|---|---|---|
| EP14163096.2A Active EP2752872B1 (en) | 2008-07-31 | 2008-07-31 | Semiconductor package with integrated interference shielding and method of manufacture thereof |
| EP08796999.4A Withdrawn EP2308085A4 (en) | 2008-07-31 | 2008-07-31 | SEMICONDUCTOR HOUSING HAVING AN INTEGRATED INTERFERENCE SHIELD AND ITS MANUFACTURING METHOD |
Family Applications Before (1)
| Application Number | Title | Priority Date | Filing Date |
|---|---|---|---|
| EP14163096.2A Active EP2752872B1 (en) | 2008-07-31 | 2008-07-31 | Semiconductor package with integrated interference shielding and method of manufacture thereof |
Country Status (5)
| Country | Link |
|---|---|
| EP (2) | EP2752872B1 (en) |
| JP (1) | JP5276169B2 (en) |
| KR (1) | KR101533866B1 (en) |
| CN (1) | CN102105981B (en) |
| WO (1) | WO2010014103A1 (en) |
Families Citing this family (51)
| Publication number | Priority date | Publication date | Assignee | Title |
|---|---|---|---|---|
| US8959762B2 (en) | 2005-08-08 | 2015-02-24 | Rf Micro Devices, Inc. | Method of manufacturing an electronic module |
| US8482111B2 (en) | 2010-07-19 | 2013-07-09 | Tessera, Inc. | Stackable molded microelectronic packages |
| US9137934B2 (en) | 2010-08-18 | 2015-09-15 | Rf Micro Devices, Inc. | Compartmentalized shielding of selected components |
| US8835226B2 (en) | 2011-02-25 | 2014-09-16 | Rf Micro Devices, Inc. | Connection using conductive vias |
| US9627230B2 (en) | 2011-02-28 | 2017-04-18 | Qorvo Us, Inc. | Methods of forming a microshield on standard QFN package |
| KR101128063B1 (en) * | 2011-05-03 | 2012-04-23 | 테세라, 인코포레이티드 | Package-on-package assembly with wire bonds to encapsulation surface |
| US9679869B2 (en) | 2011-09-02 | 2017-06-13 | Skyworks Solutions, Inc. | Transmission line for high performance radio frequency applications |
| US8404520B1 (en) | 2011-10-17 | 2013-03-26 | Invensas Corporation | Package-on-package assembly with wire bond vias |
| US8835228B2 (en) | 2012-05-22 | 2014-09-16 | Invensas Corporation | Substrate-less stackable package with wire-bond interconnect |
| US8948712B2 (en) | 2012-05-31 | 2015-02-03 | Skyworks Solutions, Inc. | Via density and placement in radio frequency shielding applications |
| KR102250612B1 (en) | 2012-06-14 | 2021-05-10 | 스카이워크스 솔루션즈, 인코포레이티드 | Power amplifier modules with harmonic termination circuit and related systems, devices, and methods |
| US9295157B2 (en) | 2012-07-13 | 2016-03-22 | Skyworks Solutions, Inc. | Racetrack design in radio frequency shielding applications |
| US9502390B2 (en) | 2012-08-03 | 2016-11-22 | Invensas Corporation | BVA interposer |
| KR101971282B1 (en) | 2012-12-24 | 2019-04-22 | 에스케이하이닉스 주식회사 | Package substrate with band stop filter and semiconductor package including the same |
| US9419667B2 (en) | 2013-04-16 | 2016-08-16 | Skyworks Solutions, Inc. | Apparatus and methods related to conformal coating implemented with surface mount devices |
| US9807890B2 (en) | 2013-05-31 | 2017-10-31 | Qorvo Us, Inc. | Electronic modules having grounded electromagnetic shields |
| US9167710B2 (en) | 2013-08-07 | 2015-10-20 | Invensas Corporation | Embedded packaging with preformed vias |
| JP5684349B1 (en) * | 2013-09-10 | 2015-03-11 | 株式会社東芝 | Semiconductor device and inspection method of semiconductor device |
| US20150076714A1 (en) | 2013-09-16 | 2015-03-19 | Invensas Corporation | Microelectronic element with bond elements to encapsulation surface |
| US9583456B2 (en) | 2013-11-22 | 2017-02-28 | Invensas Corporation | Multiple bond via arrays of different wire heights on a same substrate |
| US9583411B2 (en) | 2014-01-17 | 2017-02-28 | Invensas Corporation | Fine pitch BVA using reconstituted wafer with area array accessible for testing |
| US10381326B2 (en) | 2014-05-28 | 2019-08-13 | Invensas Corporation | Structure and method for integrated circuits packaging with increased density |
| US9888579B2 (en) | 2015-03-05 | 2018-02-06 | Invensas Corporation | Pressing of wire bond wire tips to provide bent-over tips |
| KR102377472B1 (en) | 2015-03-10 | 2022-03-23 | 삼성전자주식회사 | Semiconductor packages and methods for fabricating the same |
| US9502372B1 (en) | 2015-04-30 | 2016-11-22 | Invensas Corporation | Wafer-level packaging using wire bond wires in place of a redistribution layer |
| US10490528B2 (en) | 2015-10-12 | 2019-11-26 | Invensas Corporation | Embedded wire bond wires |
| US9490222B1 (en) | 2015-10-12 | 2016-11-08 | Invensas Corporation | Wire bond wires for interference shielding |
| US10332854B2 (en) | 2015-10-23 | 2019-06-25 | Invensas Corporation | Anchoring structure of fine pitch bva |
| US10181457B2 (en) | 2015-10-26 | 2019-01-15 | Invensas Corporation | Microelectronic package for wafer-level chip scale packaging with fan-out |
| US10043779B2 (en) | 2015-11-17 | 2018-08-07 | Invensas Corporation | Packaged microelectronic device for a package-on-package device |
| US9824979B2 (en) | 2015-12-29 | 2017-11-21 | Stmicroelectronics, Inc. | Electronic package having electromagnetic interference shielding and associated method |
| US9984992B2 (en) | 2015-12-30 | 2018-05-29 | Invensas Corporation | Embedded wire bond wires for vertical integration with separate surface mount and wire bond mounting surfaces |
| US9935075B2 (en) | 2016-07-29 | 2018-04-03 | Invensas Corporation | Wire bonding method and apparatus for electromagnetic interference shielding |
| US10299368B2 (en) | 2016-12-21 | 2019-05-21 | Invensas Corporation | Surface integrated waveguides and circuit structures therefor |
| JP6753514B2 (en) * | 2017-03-08 | 2020-09-09 | 株式会社村田製作所 | High frequency module |
| WO2018164159A1 (en) | 2017-03-08 | 2018-09-13 | 株式会社村田製作所 | Module |
| EP3486944A1 (en) * | 2017-09-14 | 2019-05-22 | Shenzhen Goodix Technology Co., Ltd. | Chip packaging structure and method, and electronic device |
| WO2019156051A1 (en) | 2018-02-08 | 2019-08-15 | 株式会社村田製作所 | High-frequency module |
| US11127689B2 (en) | 2018-06-01 | 2021-09-21 | Qorvo Us, Inc. | Segmented shielding using wirebonds |
| JP7010372B2 (en) | 2018-06-01 | 2022-01-26 | 株式会社村田製作所 | High frequency module |
| US11219144B2 (en) | 2018-06-28 | 2022-01-04 | Qorvo Us, Inc. | Electromagnetic shields for sub-modules |
| US11227840B2 (en) | 2018-08-03 | 2022-01-18 | Murata Manufacturing Co., Ltd. | Electronic module having improved shield performance |
| US20200043864A1 (en) | 2018-08-03 | 2020-02-06 | Murata Manufacturing Co., Ltd. | Module |
| US11114363B2 (en) | 2018-12-20 | 2021-09-07 | Qorvo Us, Inc. | Electronic package arrangements and related methods |
| CN111490034A (en) * | 2019-01-25 | 2020-08-04 | 苏州远创达科技有限公司 | A high isolation multi-chip module |
| US11515282B2 (en) | 2019-05-21 | 2022-11-29 | Qorvo Us, Inc. | Electromagnetic shields with bonding wires for sub-modules |
| US11621245B2 (en) * | 2020-06-03 | 2023-04-04 | Micron Technology, Inc. | Microelectronic device packages with EMI shielding, methods of fabricating and related electronic systems |
| CN219626637U (en) | 2020-08-31 | 2023-09-01 | 株式会社村田制作所 | circuit module |
| CN112185900B (en) * | 2020-10-13 | 2025-07-15 | 广东汇芯半导体有限公司 | Intelligent power module and method for manufacturing the same |
| GB2606841B (en) | 2021-03-23 | 2024-08-14 | Skyworks Solutions Inc | Application of conductive via or trench for intra module EMI shielding |
| DE112022006855T5 (en) * | 2022-03-17 | 2025-02-13 | Mitsubishi Electric Corporation | semiconductor device |
Family Cites Families (13)
| Publication number | Priority date | Publication date | Assignee | Title |
|---|---|---|---|---|
| US7084656B1 (en) * | 1993-11-16 | 2006-08-01 | Formfactor, Inc. | Probe for semiconductor devices |
| US6455354B1 (en) * | 1998-12-30 | 2002-09-24 | Micron Technology, Inc. | Method of fabricating tape attachment chip-on-board assemblies |
| US6956283B1 (en) * | 2000-05-16 | 2005-10-18 | Peterson Kenneth A | Encapsulants for protecting MEMS devices during post-packaging release etch |
| JP4629284B2 (en) * | 2001-09-10 | 2011-02-09 | ローム株式会社 | Semiconductor device and manufacturing method thereof |
| JP3632960B2 (en) * | 2001-11-27 | 2005-03-30 | 京セラ株式会社 | Semiconductor device |
| JP4057968B2 (en) * | 2003-07-29 | 2008-03-05 | 京セラ株式会社 | Electronic equipment |
| JP4051326B2 (en) * | 2003-08-26 | 2008-02-20 | 京セラ株式会社 | Manufacturing method of electronic device |
| US7030469B2 (en) * | 2003-09-25 | 2006-04-18 | Freescale Semiconductor, Inc. | Method of forming a semiconductor package and structure thereof |
| US8399972B2 (en) | 2004-03-04 | 2013-03-19 | Skyworks Solutions, Inc. | Overmolded semiconductor package with a wirebond cage for EMI shielding |
| US20070163802A1 (en) * | 2006-01-19 | 2007-07-19 | Triquint Semiconductors, Inc. | Electronic package including an electromagnetic shield |
| US20080014678A1 (en) * | 2006-07-14 | 2008-01-17 | Texas Instruments Incorporated | System and method of attenuating electromagnetic interference with a grounded top film |
| JP2010010441A (en) * | 2008-06-27 | 2010-01-14 | Murata Mfg Co Ltd | Circuit module manufacturing method and circuit module |
| JP2010027996A (en) * | 2008-07-24 | 2010-02-04 | Sanyo Electric Co Ltd | High-frequency module, and method of manufacturing the same |
-
2008
- 2008-07-31 WO PCT/US2008/071832 patent/WO2010014103A1/en not_active Ceased
- 2008-07-31 EP EP14163096.2A patent/EP2752872B1/en active Active
- 2008-07-31 CN CN2008801304971A patent/CN102105981B/en active Active
- 2008-07-31 KR KR1020117002352A patent/KR101533866B1/en active Active
- 2008-07-31 EP EP08796999.4A patent/EP2308085A4/en not_active Withdrawn
- 2008-07-31 JP JP2011521084A patent/JP5276169B2/en active Active
Also Published As
| Publication number | Publication date |
|---|---|
| CN102105981B (en) | 2013-11-13 |
| JP5276169B2 (en) | 2013-08-28 |
| CN102105981A (en) | 2011-06-22 |
| KR20110039448A (en) | 2011-04-18 |
| EP2752872A1 (en) | 2014-07-09 |
| EP2308085A4 (en) | 2013-06-05 |
| WO2010014103A1 (en) | 2010-02-04 |
| JP2011529638A (en) | 2011-12-08 |
| EP2752872B1 (en) | 2018-06-27 |
| HK1159311A1 (en) | 2012-07-27 |
| KR101533866B1 (en) | 2015-07-03 |
Similar Documents
| Publication | Publication Date | Title |
|---|---|---|
| EP2752872B1 (en) | Semiconductor package with integrated interference shielding and method of manufacture thereof | |
| US8987889B2 (en) | Semiconductor package with integrated interference shielding and method of manufacture thereof | |
| US11239179B2 (en) | Semiconductor package and fabrication method thereof | |
| US6667546B2 (en) | Ball grid array semiconductor package and substrate without power ring or ground ring | |
| KR100782774B1 (en) | SPI module | |
| TWI898976B (en) | Selective emi shielding using preformed mask | |
| TWI836254B (en) | Selective emi shielding using preformed mask with fang design | |
| WO2009020467A1 (en) | Near chip scale package integration process | |
| JP2020088366A (en) | Semiconductor package with in-package partition shield and method of manufacturing the same | |
| US12261127B2 (en) | Application of conductive via or trench for intra module EMI shielding | |
| KR20110020548A (en) | Semiconductor package and manufacturing method thereof | |
| KR102707682B1 (en) | Semiconductor module | |
| US20260005153A1 (en) | Semiconductor packages with integrated antennas and method for forming the same | |
| CN113078139A (en) | Electronic package and manufacturing method thereof | |
| CN119725220A (en) | Method for forming conductive block, semiconductor package, and method for forming semiconductor package | |
| HK1159311B (en) | Semiconductor package with integrated interference shielding and method of manufacture thereof | |
| US12482762B2 (en) | Heat sinking by thru-mold vias in shielded modules | |
| KR102886839B1 (en) | Communication module | |
| HK1150470B (en) | In-situ cavity integrated circuit package | |
| HK1150470A1 (en) | In-situ cavity integrated circuit package |
Legal Events
| Date | Code | Title | Description |
|---|---|---|---|
| PUAI | Public reference made under article 153(3) epc to a published international application that has entered the european phase |
Free format text: ORIGINAL CODE: 0009012 |
|
| 17P | Request for examination filed |
Effective date: 20110201 |
|
| AK | Designated contracting states |
Kind code of ref document: A1 Designated state(s): AT BE BG CH CY CZ DE DK EE ES FI FR GB GR HR HU IE IS IT LI LT LU LV MC MT NL NO PL PT RO SE SI SK TR |
|
| AX | Request for extension of the european patent |
Extension state: AL BA MK RS |
|
| RIN1 | Information on inventor provided before grant (corrected) |
Inventor name: GUO, YIFAN Inventor name: WELCH, PATRICK, L. |
|
| DAX | Request for extension of the european patent (deleted) | ||
| A4 | Supplementary search report drawn up and despatched |
Effective date: 20130507 |
|
| RIC1 | Information provided on ipc code assigned before grant |
Ipc: H01L 23/552 20060101AFI20130430BHEP |
|
| 17Q | First examination report despatched |
Effective date: 20131121 |
|
| STAA | Information on the status of an ep patent application or granted ep patent |
Free format text: STATUS: THE APPLICATION IS DEEMED TO BE WITHDRAWN |
|
| 18D | Application deemed to be withdrawn |
Effective date: 20140402 |