EP2304762A1 - Method to produce a field-emitter array with controlled apex sharpness - Google Patents

Method to produce a field-emitter array with controlled apex sharpness

Info

Publication number
EP2304762A1
EP2304762A1 EP09769091A EP09769091A EP2304762A1 EP 2304762 A1 EP2304762 A1 EP 2304762A1 EP 09769091 A EP09769091 A EP 09769091A EP 09769091 A EP09769091 A EP 09769091A EP 2304762 A1 EP2304762 A1 EP 2304762A1
Authority
EP
European Patent Office
Prior art keywords
substrate wafer
field
emitter
mold
substrate
Prior art date
Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
Granted
Application number
EP09769091A
Other languages
German (de)
French (fr)
Other versions
EP2304762B1 (en
Inventor
Soichiro Tsujino
Eugenie Kirk
Current Assignee (The listed assignees may be inaccurate. Google has not performed a legal analysis and makes no representation or warranty as to the accuracy of the list.)
Scherrer Paul Institut
Original Assignee
Scherrer Paul Institut
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by Scherrer Paul Institut filed Critical Scherrer Paul Institut
Priority to EP09769091.1A priority Critical patent/EP2304762B1/en
Publication of EP2304762A1 publication Critical patent/EP2304762A1/en
Application granted granted Critical
Publication of EP2304762B1 publication Critical patent/EP2304762B1/en
Not-in-force legal-status Critical Current
Anticipated expiration legal-status Critical

Links

Classifications

    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01J—ELECTRIC DISCHARGE TUBES OR DISCHARGE LAMPS
    • H01J9/00—Apparatus or processes specially adapted for the manufacture, installation, removal, maintenance of electric discharge tubes, discharge lamps, or parts thereof; Recovery of material from discharge tubes or lamps
    • H01J9/02—Manufacture of electrodes or electrode systems
    • H01J9/022—Manufacture of electrodes or electrode systems of cold cathodes
    • H01J9/025—Manufacture of electrodes or electrode systems of cold cathodes of field emission cathodes
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01J—ELECTRIC DISCHARGE TUBES OR DISCHARGE LAMPS
    • H01J1/00—Details of electrodes, of magnetic control means, of screens, or of the mounting or spacing thereof, common to two or more basic types of discharge tubes or lamps
    • H01J1/02—Main electrodes
    • H01J1/30—Cold cathodes, e.g. field-emissive cathode
    • H01J1/304—Field-emissive cathodes
    • H01J1/3042—Field-emissive cathodes microengineered, e.g. Spindt-type
    • H01J1/3044—Point emitters
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01J—ELECTRIC DISCHARGE TUBES OR DISCHARGE LAMPS
    • H01J2201/00—Electrodes common to discharge tubes
    • H01J2201/30—Cold cathodes
    • H01J2201/304—Field emission cathodes
    • H01J2201/30403—Field emission cathodes characterised by the emitter shape
    • H01J2201/30407—Microengineered point emitters
    • H01J2201/30411—Microengineered point emitters conical shaped, e.g. Spindt type
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01J—ELECTRIC DISCHARGE TUBES OR DISCHARGE LAMPS
    • H01J2209/00—Apparatus and processes for manufacture of discharge tubes
    • H01J2209/02—Manufacture of cathodes
    • H01J2209/022—Cold cathodes
    • H01J2209/0223—Field emission cathodes

Definitions

  • the present invention relates to a method for producing a field-emitter structure having controlled apex sharpness.
  • a method to precisely control the shape of the mold holes is described for the purpose of producing field-emitter arrays with uniform apex sharpness and blunted side ridges.
  • the field-emitter arrays are produced by the deposition of the electron emitter material onto the mold substrates and subsequent removal of the mold substrates.
  • the sharpness of the emitter apex and the side ridges of the emitters are controlled by precisely shaping the mold holes by the crystal orientation dependent etching of single-crystal substrates in combination with the topography-dependence of the oxidation rate.
  • This invention relates to new methods of controlling the shape of the mold used for manufacturing high-current emitting field-emitter array structures.
  • the optimal apex diameter for the high current can be illustrated by a following numerical example: as reported by Dyke and Trolan (W. P. Dyke and J. K. Trolan, Field emission : large current densities, space charge, and the vacuum arc, Phys . Rev. 89, 799-808 (1953)), the stable field- emission current is obtained when the current density is kept at most around ⁇ 10 7 A/cm 2 with the corresponding emitter apex field in the order of 50-100 MV/cm. Accordingly, when the apex diameter is 1 nm, the total emission current per emitter is at most ⁇ 300 nA.
  • Zimmerman U.S. Pat. 5,141,459
  • a method to fabricate a field-emitter structure with non-sharp tip apex diameter by incompletely filling the mold holes with the sacrificial material was not an easy task.
  • Marcus et al . U.S. Pat. 5,201,992
  • the uniformity of the flat-topped emitter apex is an issue here.
  • Yagi et al . U.S. Pat. 6,227,519 Bl
  • the object of the present invention is achieved by modifying the shape of the mold produced using a single-crystal semiconductor wafer by lithography and crystal-orientation dependent etching, whilst maintaining the thickness of a passivation layer on the mold to protect the electron emitting material during the substrate removal process.
  • the field emission cathode structure is formed in the thus modified mold by coating the inside with electron emitting material, followed by removal of the mold substrate.
  • the method provides a way of manufacturing a field-emitter structure with apex of desired sharpness with diameter between 1 and 100 nm and blunted side riges; comprising the steps of: a) providing a substrate wafer (101) of a single-crystal material having a number of pyramidal shaped holes (110); b) oxidizing the substrate wafer with the holes by thermal oxidation of the substrate wafer at least in the region of said holes in order to form an oxidized layer (103) on the surface of the regions of the substrate wafer; c) removing the oxidized layer (103) from the substrate wafer (102) to form a pre-treated substrate wafer (104); d) oxidizing the substrate wafer (104) with the holes by thermal oxidation of the substrate wafer at least in the region of said holes (112) in order to form an oxidized layer (106) on the surface of the regions of the substrate wafer; e) coating the pre-treated substrate wa
  • Figures 1 to 3 depict several of the basic preliminary steps in manufacturing substrate wafers to be used to manufacture a field emitter array structure with controlled shape in accordance with the invention, up to the stage described by Gray et al (Henry F. Gray, Richard F. Greene, Method of manufacturing a field-emission cathode structure, U.S. Pat. No. 4,307,507 issued Dec. 29, 1981) comprising a sharpened tip and side ridges.
  • Figure 4 depicts the top plan view of the mold resulting from the processing steps described with relation to Figures 1 to 3.
  • Figures 5 and 6 depict the final steps to manufacture a field- emitter array structure with controlled shape.
  • Figure 7 depicts the top plan view of the mold resulting from the processing steps depicted in Figure 6.
  • Figure 8 shows a scanning electron microscopy image of a molybdenum field emitter structure manufactured by using a single-oxidation mold as depicted in Figures 3 and 4 where the present invention was not applied.
  • Figure 9 shows a scanning electron microscopy image of a molybdenum field emitter structure manufactured by using a mold as depicted in Figures 6 and 7 where the shape of the holes is modified in accordance with the present invention.
  • Figure 10 shows an enlarged view of the scanning electron microscopy image of the emitter apex of a molybdenum field emitter structure manufactured by using a mold where the shape of the holes are modified in accordance with the present invention.
  • the starting point of the invented process is a wafer substrate 101 (see Fig. 1 for cross-sectional and Fig. 2 for plan view) where pyramidal shaped holes 110 having four facets with the [111] crystal orientation are etched in the single- crystal semiconductor wafer with [001] crystal orientation.
  • the holes 110 are within the range 0.5x0.5 to 3 ⁇ 3 ⁇ m 2 in size and the precise shape of the holes 110 is determined by the anisotropy of the crystal-orientation dependent etching rate to secure the uniformity of the holes 110.
  • a thermal oxidation process is applied to the wafer substrate 101, which forms a superficial oxide layer 103 (see Figure 3 for cross-sectional and Figure 4 for plan view) .
  • the thickness of the oxide layer 103 is chosen to be equal to 400-500 nm. Oxide growth is slower at the tips and ridges in the holes 110 of the wafer structure 101 (mold) where less oxygen is available. Consequently, the surface of the oxide becomes cusp-shaped at these junctions. On the other hand, the sharpness of the junctions is blunted at the interface between the oxide film
  • the oxide film 103 is selectively removed and the mold wafer
  • the oxide removal can be effectively achieved by wet etching using hydrofluoric acid for silicon wafers or GaAs wafers.
  • the diameter of the bottom of the modified holes 112 typically has a radius greater than several hundred nm.
  • the so-modified wafer 104 which forms another oxide layer 106 on top of the resulting wafer 105 (see Figure 6 for cross- sectional and Figure 7 for plan view) .
  • the oxide layer 106 also protects the electron emitter material to be deposited on top of it during the process to remove the resulting wafer substrate 105. Therefore, the thickness of the oxide layer 106 is set to be sufficiently thick in the range of 300-600 nm. In a preferred embodiment, the thickness of the oxide layer 106 is chosen to be 400 nm.
  • the surface of the oxide film 106 is rounded at the junctions between the side facets and at the bottom of the holes 113.
  • the field-emitter array cathode is subsequently obtained by coating the mold with electron emitting layer, which is extended to sufficient thickness to sustain the resultant field-emitter array, and then by removing the resulting wafer substrate 105 and the oxide film 106 by chemical etching.
  • the apex diameter of individual emitters is now typically in the range of tens of nanometers (see Figures 9 and 10) with the apex size uniformity in the range of 15%.

Landscapes

  • Engineering & Computer Science (AREA)
  • Manufacturing & Machinery (AREA)
  • Cold Cathode And The Manufacture (AREA)

Abstract

A methodof manufacturing field-emitter arrays by a molding technique is described, wherein the shape of the mold holes (113) is uniformly controlled to obtain field emitter tips having diameters below 100 nm and blunted side edges. The method utilizes the repeated oxidation and etching of the mold substrate (101) consisting of single-crystal semiconductor mold wafers, where the mold holes (110) for individual emitters are fabricated by utilizing the crystal orientation dependence of the etching rate.

Description

Method to produce a field-emitter array with controlled apex sharpness
The present invention relates to a method for producing a field-emitter structure having controlled apex sharpness.
In the following specification of the present invention, the pertinent prior art comprises the following documentation:
Reference cited
Henry F. Gray, Richard F. Greene, Method of manufacturing a field-emission cathode structure, U.S. Pat. No. 4,307,507 issued Dec. 29, 1981.
H. Umimoto, S. Odanaka, and I. Nakao, Numerical Simulation of Stress-Dependent Oxide Growth at Convex and Concave Corners of Trench Structures, IEEE Electron Device Letters, Vol. 10, No. 7, July 1989, pp.330
M. Sokolich, E. A. Adler, R. T. Longo, D. M. Goebel, R. T. Benton, Field emission from submicron emitter arrays, International Electron Device Meeting, 1990. IEDM '90. Technical Digest, IEDM90-159.
Henry F. Gray, George J. Campisi, Process for fabricating self-aligned field-emitter arrays, U.S. Pat. No. 4964946 issued Oct. 23, 1990.
Steven M. Zimmerman, Structures and processes for fabricating field emission cathodes, U.S. Pat. No. 5,141,459 issued Aug. 25, 1992.
Robert B. Marcus and Tirunelvell S. Ravi, Method for making tapered microminiature silicon structures, U.S. Pat. No. 5,201,992 issued Apr. 13, 1993. Shinya Akamine, Casting sharpened microminiature tips, U.S. Pat. No. 5,580,827 issued Dec. 3, 1996
Byeong Kwon Ju, Myung Hwan Oh, Micro-tip for emitting electric field and method for fabricating the same, U.S. Pat. No. 5,827,752 issued Oct. 27, 1998.
Takayuki Yagi, Tsutomu Ikeda, Zasuhiro Shimada, Female mold substrate having a heat flowable layer, method to make the same, and method to make a microprobe tip using the female substrate, U.S. Pat. No. 6,227,519 Bl issued May 8, 2001.
Egbert Osterschulze, Rainer Kassing, Georgi Georgiev, Verfahren zur Herstellung einer schmale Schneide oder Spitze aufweisenden Struktur und mit einer solchen Struktur versehener Biegebalken, DE 102 36 149 Al issued February 26, 2004.
W. P. Dyke and J. K. Trolan, Field emission : large current densities, space charge, and the vacuum arc, Phys . Rev. 89, 799-808 (1953) .
M. Dehler, A. E. Candel, E. Gjonaj, Full scale simulation of a field-emitter arrays based electron source for free electron lasers, J. Vac. Sci. Technol. B24 (2), pp.892-897 (2006).
In this specification, a method to precisely control the shape of the mold holes is described for the purpose of producing field-emitter arrays with uniform apex sharpness and blunted side ridges. The field-emitter arrays are produced by the deposition of the electron emitter material onto the mold substrates and subsequent removal of the mold substrates. The sharpness of the emitter apex and the side ridges of the emitters are controlled by precisely shaping the mold holes by the crystal orientation dependent etching of single-crystal substrates in combination with the topography-dependence of the oxidation rate. Background of the Invention
1. Field of Invention This invention relates to new methods of controlling the shape of the mold used for manufacturing high-current emitting field-emitter array structures.
One prior art method is described in U.S. Pat. No. 4,307,507 issued Dec. 29, 1981 to Gray et al . This patent describes a method of manufacturing field-emitter array structures by using pyramidal-shaped mold holes, formed by lithography and crystal-orientation dependent etching on a single-crystal semiconductor wafer, with an optional passivation layer, such as a thermal Siθ2 layer, a Si3N4 layer, or a metal layer, typically 30 Angstrom thick. The field-emitter array structures are formed by the deposition of the electron emitter material onto the mold wafer and the subsequent removal of the mold wafer. In this way, pyramidal-shaped electron emitter arrays with sharp emitter apex are obtained. However, in this method, the sharpness of the emitter apex fabricated by a mold without a passivation layer, or by a mold with an insufficiently thick passivation layer, is often degraded during the wafer removing process. When a sufficiently thick thermal Siθ2 layer is used on a Si wafer as described by a prior art in U.S. Pat. No. 5,580,827 issued Dec. 3, 1996 to Akamine, the fast oxidation rate of the side facets of the pyramidal-shaped mold compared to the slow oxidation rate of recessed areas due to the stress dependent reduction of the oxygen diffusion rate (H. Umimoto, S. Odanaka, and I. Nakao, Numerical Simulation of Stress- Dependent Oxide Growth at Convex and Concave Corners of Trench Structures, IEEE Electron Device Letters, Vol. 10, No. 7, July 1989, pp.330) results in several undesirable consequences such as;
1) The field-emitter apex becomes extremely sharp and the resultant narrow electron emitting area at the emitter apex cannot sustain the high currents required from the individual emitters for certain applications.
2) The side ridges of the pyramidal shaped field-emitters become extremely sharp, which leads to parasitic electron emission. The electron emission from the side ridges is undesirable in particular for the field-emission performance of arrays with additional gate electrodes fabricated e.g. following the prior art method described by Sokolich et al . (M. Sokolich, E. A. Adler, R. T. Longo, D. M. Goebel, R. T. Benton, Field emission from submicron emitter arrays, International Electron Device Meeting, 1990. IEDM '90. Technical Digest, IEDM90-159) . For example, field-emitted electrons from the side ridges are likely to bombard the gate electrodes, which results in the premature failure of the device at low current level.
3) The electron beam emitted from thus formed sharp side ridges degrades the emittance of the beam directly due to its low symmetry and indirectly due to the space-charge effect . 4) Thus formed sharp side ridges of the pyramidal shaped field-emitter affect the topography of the insulating layers and the metallic layers to be deposited on top of the field-emitter array to manufacture gate electrodes, resulting in deformation of the shape of the gate aperture holes and undesirable degradation of the emittance of the electron beams from the individual emitters .
The importance of the optimal apex diameter for the high current can be illustrated by a following numerical example: as reported by Dyke and Trolan (W. P. Dyke and J. K. Trolan, Field emission : large current densities, space charge, and the vacuum arc, Phys . Rev. 89, 799-808 (1953)), the stable field- emission current is obtained when the current density is kept at most around ~107 A/cm2 with the corresponding emitter apex field in the order of 50-100 MV/cm. Accordingly, when the apex diameter is 1 nm, the total emission current per emitter is at most ~300 nA. However, when the apex diameter is 100 nm, the total emission current per emitter is ~3 mA. When the apex diameter is somewhere in between the two values and ~0.2 mA/tip is realized, a field-emitter array device with 40,000 tips in 0.5 mm diameter (or array with 5 micrometer pitch) can emit total current below 10 A with the total thermal emittance below 0.1 mm mrad. Recent numerical calculation by M. Dehler et al. (M. Dehler, A. E. Candel, E. Gjonaj, Full scale simulation of a field-emitter arrays based electron source for free electron lasers, J. Vac. Sci. Technol. B24 (2), pp.892- 897 (2006)) has demonstrated that an electron gun using a field-emitter cathode equipped with an extraction gate and a focusing gate can indeed produce such a high quality electron beam that is applicable to construct a compact free-electron laser for sub-nanometer emission wavelength.
2. Description of the Related Art
Zimmerman (U.S. Pat. 5,141,459) disclosed a method to fabricate a field-emitter structure with non-sharp tip apex diameter by incompletely filling the mold holes with the sacrificial material. However, with this method, achieving uniform apex diameter is not an easy task.
Marcus et al . (U.S. Pat. 5,201,992) disclosed a method to manufacture a field-emitter structure made of silicon having a flat top as an intermediate step to manufacture ultra-sharp tips with apex diameter of a few nanometers. As such, the uniformity of the flat-topped emitter apex is an issue here. They disclosed a method to control the apex diameter larger than a few nanometers by first repeatedly applying oxidation to the flat-topped structure to form emitter structures having uniform but sharp apex diameters less than a few nanometers, and then applying further oxidation processing to thus formed emitter structures with sharp apex to increase the apex diameter above 2.5 nm. B. K. Ju et al. (U.S. Pat. 5,827,752) disclosed a method to form mold holes with large apex diameters in a silicon substrate by first manufacturing pyramidal shaped holes by the crystal-orientation-dependent etching of a silicon (100) substrate, then oxidizing the substrate, and finally removing the silicon dioxide.
Yagi et al . (U.S. Pat. 6,227,519 Bl) disclosed a method to control the tip-shape based on the molding method by applying a heat flowable material in the mold holes.
Osterschulze et al . (DE 102 36 149 Al) disclosed a method to form mold recesses to manufacture tips with 100 nm and below by utilizing a selective etching of a thin film deposited on a pre-recessed semiconductor substrate.
3. Brief Description of the Invention
Accordingly, it is therefore an object of the present invention to fabricate uniform field-emitter array structures with controlled apex sharpness and controlled sharpness of the side ridges of the pyramidal-shaped field-emitters.
The object of the present invention is achieved by modifying the shape of the mold produced using a single-crystal semiconductor wafer by lithography and crystal-orientation dependent etching, whilst maintaining the thickness of a passivation layer on the mold to protect the electron emitting material during the substrate removal process. The field emission cathode structure is formed in the thus modified mold by coating the inside with electron emitting material, followed by removal of the mold substrate.
In particular, a method according to the present invention is presented in more detail. The method provides a way of manufacturing a field-emitter structure with apex of desired sharpness with diameter between 1 and 100 nm and blunted side riges; comprising the steps of: a) providing a substrate wafer (101) of a single-crystal material having a number of pyramidal shaped holes (110); b) oxidizing the substrate wafer with the holes by thermal oxidation of the substrate wafer at least in the region of said holes in order to form an oxidized layer (103) on the surface of the regions of the substrate wafer; c) removing the oxidized layer (103) from the substrate wafer (102) to form a pre-treated substrate wafer (104); d) oxidizing the substrate wafer (104) with the holes by thermal oxidation of the substrate wafer at least in the region of said holes (112) in order to form an oxidized layer (106) on the surface of the regions of the substrate wafer; e) coating the pre-treated substrate wafer with an electron emitting material to form the field-emitter structure; f) removing the substrate wafer by chemical etching in order to excavate the field-emitter structure (Fig.10).
Further additional features can be taken from the remaining dependent claims.
Preferred examples of the present invention are described hereinafter with reference to the following drawings, which depict the following.
Figures 1 to 3 depict several of the basic preliminary steps in manufacturing substrate wafers to be used to manufacture a field emitter array structure with controlled shape in accordance with the invention, up to the stage described by Gray et al (Henry F. Gray, Richard F. Greene, Method of manufacturing a field-emission cathode structure, U.S. Pat. No. 4,307,507 issued Dec. 29, 1981) comprising a sharpened tip and side ridges. Figure 4 depicts the top plan view of the mold resulting from the processing steps described with relation to Figures 1 to 3.
Figures 5 and 6 depict the final steps to manufacture a field- emitter array structure with controlled shape.
Figure 7 depicts the top plan view of the mold resulting from the processing steps depicted in Figure 6.
Figure 8 shows a scanning electron microscopy image of a molybdenum field emitter structure manufactured by using a single-oxidation mold as depicted in Figures 3 and 4 where the present invention was not applied.
Figure 9 shows a scanning electron microscopy image of a molybdenum field emitter structure manufactured by using a mold as depicted in Figures 6 and 7 where the shape of the holes is modified in accordance with the present invention.
Figure 10 shows an enlarged view of the scanning electron microscopy image of the emitter apex of a molybdenum field emitter structure manufactured by using a mold where the shape of the holes are modified in accordance with the present invention.
Description of the preferred embodiment
The invention can be best described with reference to Figures 1 to 7, which depict the initial, intermediate, and final shapes of the mold.
The starting point of the invented process is a wafer substrate 101 (see Fig. 1 for cross-sectional and Fig. 2 for plan view) where pyramidal shaped holes 110 having four facets with the [111] crystal orientation are etched in the single- crystal semiconductor wafer with [001] crystal orientation. In a preferred embodiment, the holes 110 are within the range 0.5x0.5 to 3χ3 μm2 in size and the precise shape of the holes 110 is determined by the anisotropy of the crystal-orientation dependent etching rate to secure the uniformity of the holes 110.
In the next step, a thermal oxidation process is applied to the wafer substrate 101, which forms a superficial oxide layer 103 (see Figure 3 for cross-sectional and Figure 4 for plan view) . In a preferred embodiment, the thickness of the oxide layer 103 is chosen to be equal to 400-500 nm. Oxide growth is slower at the tips and ridges in the holes 110 of the wafer structure 101 (mold) where less oxygen is available. Consequently, the surface of the oxide becomes cusp-shaped at these junctions. On the other hand, the sharpness of the junctions is blunted at the interface between the oxide film
103 and a so-modified wafer substrate 102.
Following the thermal oxidation to form the oxide layer 103, the oxide film 103 is selectively removed and the mold wafer
104 having smooth, concave junctions at the bottom of the modified holes 112 and at the side ridges is formed (see Fig. 5 for cross-sectional view) . For example, the oxide removal can be effectively achieved by wet etching using hydrofluoric acid for silicon wafers or GaAs wafers. The diameter of the bottom of the modified holes 112 typically has a radius greater than several hundred nm.
In the next step, thermal oxidation is again applied to the so-modified wafer 104, which forms another oxide layer 106 on top of the resulting wafer 105 (see Figure 6 for cross- sectional and Figure 7 for plan view) . The oxide layer 106 also protects the electron emitter material to be deposited on top of it during the process to remove the resulting wafer substrate 105. Therefore, the thickness of the oxide layer 106 is set to be sufficiently thick in the range of 300-600 nm. In a preferred embodiment, the thickness of the oxide layer 106 is chosen to be 400 nm. As the result of topography dependent oxidation rate on the surface of the holes 112, the surface of the oxide film 106 is rounded at the junctions between the side facets and at the bottom of the holes 113.
The field-emitter array cathode is subsequently obtained by coating the mold with electron emitting layer, which is extended to sufficient thickness to sustain the resultant field-emitter array, and then by removing the resulting wafer substrate 105 and the oxide film 106 by chemical etching. The apex diameter of individual emitters is now typically in the range of tens of nanometers (see Figures 9 and 10) with the apex size uniformity in the range of 15%.

Claims

Patent Claims
1. A method of manufacturing a field-emitter structure (120) having the apex diameter between 1 and 100 nm with blunted side ridges; comprising the steps of: a) providing a substrate wafer (101) of a single-crystal material having a number of pyramidal shaped holes (110), prepared by use of the crystal-orientation dependent etching, b) oxidizing the substrate wafer (101) by thermal oxidation of the substrate wafer (101) at least in the region of said holes
(110) in order to form an oxidized layer (103) at least within said regions of the substrate wafer (101); c) removing the oxidized layer (103) from the substrate wafer (102) to form a pre-treated substrate wafer (104); d) oxidizing the substrate wafer (104) by thermal oxidation of the substrate wafer (104) at least in the region of said holes (112) in order to form an oxidized layer (106) at least within said regions of the substrate wafer (104) to form modified pyramidal shaped holes (113); e) coating the pre-treated substrate wafer (102) with an electron emitting material to form the field-emitter structure (120); f) removing the substrate wafer (105) by chemical etching in order to excavate the field-emitter structure (120).
2. The method according to claim 1, wherein between the step (d) and the step (e) , the wafer is treated by the following steps by more than once at least within said regions of the substrate wafer; i) removing the oxidized layer on the mold substrate surface, ii) oxidizing the substrate wafer by thermal oxidation.
3. The method according to any of the preceding claims 1 and 2, wherein the thicknesses of the oxidized layers (103) and (106) are in the range of 200 nm to 1000 nm, preferably in the range of 400 nm to 600 nm.
4. The method according to any of the preceding claims 1 to 3, wherein silicon is used as the substrate material.
5. The method according to any of the preceding claims 1 to 4, wherein silicon dioxide is the oxide layer material.
6. The method according to any of the preceding claims 1 to 4, wherein silicon oxynitride is used as the oxide layer material .
EP09769091.1A 2008-06-27 2009-05-29 Method to produce a field-emitter array with controlled apex sharpness Not-in-force EP2304762B1 (en)

Priority Applications (1)

Application Number Priority Date Filing Date Title
EP09769091.1A EP2304762B1 (en) 2008-06-27 2009-05-29 Method to produce a field-emitter array with controlled apex sharpness

Applications Claiming Priority (3)

Application Number Priority Date Filing Date Title
EP08011691A EP2139019A1 (en) 2008-06-27 2008-06-27 Method to produce a field-emitter array with controlled apex sharpness
EP09769091.1A EP2304762B1 (en) 2008-06-27 2009-05-29 Method to produce a field-emitter array with controlled apex sharpness
PCT/EP2009/056595 WO2009156242A1 (en) 2008-06-27 2009-05-29 Method to produce a field-emitter array with controlled apex sharpness

Publications (2)

Publication Number Publication Date
EP2304762A1 true EP2304762A1 (en) 2011-04-06
EP2304762B1 EP2304762B1 (en) 2013-09-18

Family

ID=39938453

Family Applications (2)

Application Number Title Priority Date Filing Date
EP08011691A Withdrawn EP2139019A1 (en) 2008-06-27 2008-06-27 Method to produce a field-emitter array with controlled apex sharpness
EP09769091.1A Not-in-force EP2304762B1 (en) 2008-06-27 2009-05-29 Method to produce a field-emitter array with controlled apex sharpness

Family Applications Before (1)

Application Number Title Priority Date Filing Date
EP08011691A Withdrawn EP2139019A1 (en) 2008-06-27 2008-06-27 Method to produce a field-emitter array with controlled apex sharpness

Country Status (4)

Country Link
US (1) US8216863B2 (en)
EP (2) EP2139019A1 (en)
JP (1) JP2011525689A (en)
WO (1) WO2009156242A1 (en)

Families Citing this family (1)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
WO2013004514A1 (en) 2011-07-01 2013-01-10 Paul Scherrer Institut Field emission cathode structure and driving method thereof

Family Cites Families (16)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US4307507A (en) 1980-09-10 1981-12-29 The United States Of America As Represented By The Secretary Of The Navy Method of manufacturing a field-emission cathode structure
US4604304A (en) * 1985-07-03 1986-08-05 Rca Corporation Process of producing thick layers of silicon dioxide
US5580827A (en) * 1989-10-10 1996-12-03 The Board Of Trustees Of The Leland Stanford Junior University Casting sharpened microminiature tips
US4964946A (en) 1990-02-02 1990-10-23 The United States Of America As Represented By The Secretary Of The Navy Process for fabricating self-aligned field emitter arrays
US5201992A (en) 1990-07-12 1993-04-13 Bell Communications Research, Inc. Method for making tapered microminiature silicon structures
US5141459A (en) 1990-07-18 1992-08-25 International Business Machines Corporation Structures and processes for fabricating field emission cathodes
JPH0887958A (en) * 1994-09-16 1996-04-02 Toshiba Corp Field emission cold cathode device and manufacture thereof
JPH08166391A (en) * 1994-12-13 1996-06-25 Nikon Corp Probe for scanning probe microscope and manufacture thereof
JPH0972926A (en) * 1995-09-05 1997-03-18 Nikon Corp Cantilever, production thereof and scanning type probe microscope using cantilever
KR100208474B1 (en) 1995-10-24 1999-07-15 박원훈 Micro-tip for field emission and manufacturing method thereof
JP3079993B2 (en) * 1996-03-27 2000-08-21 日本電気株式会社 Vacuum micro device and manufacturing method thereof
US6132278A (en) * 1996-06-25 2000-10-17 Vanderbilt University Mold method for forming vacuum field emitters and method for forming diamond emitters
JPH10208624A (en) * 1997-01-24 1998-08-07 Canon Inc Manufacture of field emission type electron emitting element and image forming device using the same
JP3524326B2 (en) 1997-05-07 2004-05-10 キヤノン株式会社 Female substrate used for manufacturing micro short needle, method for manufacturing female substrate, and method for manufacturing micro short needle and probe using female substrate
US6165808A (en) * 1998-10-06 2000-12-26 Micron Technology, Inc. Low temperature process for sharpening tapered silicon structures
DE10236149A1 (en) * 2002-08-05 2004-02-26 Universität Kassel Production of a structure having a sharp tip or cutting edge comprises providing a semiconductor substrate on a surface having a recess with a tip section, side walls and a layer, and deforming the substrate in the region of the recess

Non-Patent Citations (1)

* Cited by examiner, † Cited by third party
Title
See references of WO2009156242A1 *

Also Published As

Publication number Publication date
JP2011525689A (en) 2011-09-22
WO2009156242A1 (en) 2009-12-30
EP2139019A1 (en) 2009-12-30
US8216863B2 (en) 2012-07-10
EP2304762B1 (en) 2013-09-18
US20110104832A1 (en) 2011-05-05

Similar Documents

Publication Publication Date Title
US5562516A (en) Field-emitter fabrication using charged-particle tracks
US6780075B2 (en) Method of fabricating nano-tube, method of manufacturing field-emission type cold cathode, and method of manufacturing display device
JP3793219B2 (en) Manufacturing method of electron-emitting device with high packing density
EP0438544B1 (en) Self-aligned gate process for fabricating field emitter arrays
JP3497740B2 (en) Method for producing carbon nanotube and method for producing field emission cold cathode device
EP0508737B1 (en) Method of producing metallic microscale cold cathodes
US5702281A (en) Fabrication of two-part emitter for gated field emission device
EP1746622A1 (en) Method for forming carbonaceous material protrusion and carbonaceous material protrusion
US20090325452A1 (en) Cathode substrate having cathode electrode layer, insulator layer, and gate electrode layer formed thereon
KR100243990B1 (en) Field emission cathode and method for manufacturing the same
US5993281A (en) Sharpening of field emitter tips using high-energy ions
EP2304762B1 (en) Method to produce a field-emitter array with controlled apex sharpness
US20050255613A1 (en) Manufacturing of field emission display device using carbon nanotubes
US5607335A (en) Fabrication of electron-emitting structures using charged-particle tracks and removal of emitter material
KR100441751B1 (en) Method for Fabricating field emission devices
US5665421A (en) Method for creating gated filament structures for field emission displays
US20070200478A1 (en) Field Emission Device
JP4867643B2 (en) Manufacturing method of Schottky emitter
WO2023223640A1 (en) Electron source and method for manufacturing electron source
Lee et al. New approach to manufacturing field emitter arrays with sub‐half‐micron gate apertures
JPH09270228A (en) Manufacture of field emission electron source
JP2737675B2 (en) Manufacturing method of vertical micro cold cathode
JPH05242796A (en) Manufacture of electron emission element
JP4607513B2 (en) A cathode substrate and a method for producing the cathode substrate.
Kang et al. A new self-aligned-gate-molding technique for the fabrication of gated diamond emitter

Legal Events

Date Code Title Description
PUAI Public reference made under article 153(3) epc to a published international application that has entered the european phase

Free format text: ORIGINAL CODE: 0009012

17P Request for examination filed

Effective date: 20101210

AK Designated contracting states

Kind code of ref document: A1

Designated state(s): AT BE BG CH CY CZ DE DK EE ES FI FR GB GR HR HU IE IS IT LI LT LU LV MC MK MT NL NO PL PT RO SE SI SK TR

AX Request for extension of the european patent

Extension state: AL BA RS

17Q First examination report despatched

Effective date: 20110526

DAX Request for extension of the european patent (deleted)
GRAP Despatch of communication of intention to grant a patent

Free format text: ORIGINAL CODE: EPIDOSNIGR1

INTG Intention to grant announced

Effective date: 20130408

GRAS Grant fee paid

Free format text: ORIGINAL CODE: EPIDOSNIGR3

GRAA (expected) grant

Free format text: ORIGINAL CODE: 0009210

AK Designated contracting states

Kind code of ref document: B1

Designated state(s): AT BE BG CH CY CZ DE DK EE ES FI FR GB GR HR HU IE IS IT LI LT LU LV MC MK MT NL NO PL PT RO SE SI SK TR

REG Reference to a national code

Ref country code: GB

Ref legal event code: FG4D

REG Reference to a national code

Ref country code: CH

Ref legal event code: EP

REG Reference to a national code

Ref country code: IE

Ref legal event code: FG4D

REG Reference to a national code

Ref country code: AT

Ref legal event code: REF

Ref document number: 633168

Country of ref document: AT

Kind code of ref document: T

Effective date: 20131015

REG Reference to a national code

Ref country code: DE

Ref legal event code: R096

Ref document number: 602009018932

Country of ref document: DE

Effective date: 20131114

PG25 Lapsed in a contracting state [announced via postgrant information from national office to epo]

Ref country code: SE

Free format text: LAPSE BECAUSE OF FAILURE TO SUBMIT A TRANSLATION OF THE DESCRIPTION OR TO PAY THE FEE WITHIN THE PRESCRIBED TIME-LIMIT

Effective date: 20130918

Ref country code: LT

Free format text: LAPSE BECAUSE OF FAILURE TO SUBMIT A TRANSLATION OF THE DESCRIPTION OR TO PAY THE FEE WITHIN THE PRESCRIBED TIME-LIMIT

Effective date: 20130918

Ref country code: NO

Free format text: LAPSE BECAUSE OF FAILURE TO SUBMIT A TRANSLATION OF THE DESCRIPTION OR TO PAY THE FEE WITHIN THE PRESCRIBED TIME-LIMIT

Effective date: 20131218

Ref country code: HR

Free format text: LAPSE BECAUSE OF FAILURE TO SUBMIT A TRANSLATION OF THE DESCRIPTION OR TO PAY THE FEE WITHIN THE PRESCRIBED TIME-LIMIT

Effective date: 20130918

Ref country code: CY

Free format text: LAPSE BECAUSE OF FAILURE TO SUBMIT A TRANSLATION OF THE DESCRIPTION OR TO PAY THE FEE WITHIN THE PRESCRIBED TIME-LIMIT

Effective date: 20130710

REG Reference to a national code

Ref country code: NL

Ref legal event code: VDEP

Effective date: 20130918

REG Reference to a national code

Ref country code: AT

Ref legal event code: MK05

Ref document number: 633168

Country of ref document: AT

Kind code of ref document: T

Effective date: 20130918

REG Reference to a national code

Ref country code: LT

Ref legal event code: MG4D

PG25 Lapsed in a contracting state [announced via postgrant information from national office to epo]

Ref country code: FI

Free format text: LAPSE BECAUSE OF FAILURE TO SUBMIT A TRANSLATION OF THE DESCRIPTION OR TO PAY THE FEE WITHIN THE PRESCRIBED TIME-LIMIT

Effective date: 20130918

Ref country code: GR

Free format text: LAPSE BECAUSE OF FAILURE TO SUBMIT A TRANSLATION OF THE DESCRIPTION OR TO PAY THE FEE WITHIN THE PRESCRIBED TIME-LIMIT

Effective date: 20131219

Ref country code: SI

Free format text: LAPSE BECAUSE OF FAILURE TO SUBMIT A TRANSLATION OF THE DESCRIPTION OR TO PAY THE FEE WITHIN THE PRESCRIBED TIME-LIMIT

Effective date: 20130918

Ref country code: LV

Free format text: LAPSE BECAUSE OF FAILURE TO SUBMIT A TRANSLATION OF THE DESCRIPTION OR TO PAY THE FEE WITHIN THE PRESCRIBED TIME-LIMIT

Effective date: 20130918

PG25 Lapsed in a contracting state [announced via postgrant information from national office to epo]

Ref country code: BE

Free format text: LAPSE BECAUSE OF FAILURE TO SUBMIT A TRANSLATION OF THE DESCRIPTION OR TO PAY THE FEE WITHIN THE PRESCRIBED TIME-LIMIT

Effective date: 20130918

Ref country code: CY

Free format text: LAPSE BECAUSE OF FAILURE TO SUBMIT A TRANSLATION OF THE DESCRIPTION OR TO PAY THE FEE WITHIN THE PRESCRIBED TIME-LIMIT

Effective date: 20130918

PG25 Lapsed in a contracting state [announced via postgrant information from national office to epo]

Ref country code: EE

Free format text: LAPSE BECAUSE OF FAILURE TO SUBMIT A TRANSLATION OF THE DESCRIPTION OR TO PAY THE FEE WITHIN THE PRESCRIBED TIME-LIMIT

Effective date: 20130918

Ref country code: CZ

Free format text: LAPSE BECAUSE OF FAILURE TO SUBMIT A TRANSLATION OF THE DESCRIPTION OR TO PAY THE FEE WITHIN THE PRESCRIBED TIME-LIMIT

Effective date: 20130918

Ref country code: NL

Free format text: LAPSE BECAUSE OF FAILURE TO SUBMIT A TRANSLATION OF THE DESCRIPTION OR TO PAY THE FEE WITHIN THE PRESCRIBED TIME-LIMIT

Effective date: 20130918

Ref country code: IS

Free format text: LAPSE BECAUSE OF FAILURE TO SUBMIT A TRANSLATION OF THE DESCRIPTION OR TO PAY THE FEE WITHIN THE PRESCRIBED TIME-LIMIT

Effective date: 20140118

Ref country code: SK

Free format text: LAPSE BECAUSE OF FAILURE TO SUBMIT A TRANSLATION OF THE DESCRIPTION OR TO PAY THE FEE WITHIN THE PRESCRIBED TIME-LIMIT

Effective date: 20130918

PG25 Lapsed in a contracting state [announced via postgrant information from national office to epo]

Ref country code: ES

Free format text: LAPSE BECAUSE OF FAILURE TO SUBMIT A TRANSLATION OF THE DESCRIPTION OR TO PAY THE FEE WITHIN THE PRESCRIBED TIME-LIMIT

Effective date: 20130918

Ref country code: AT

Free format text: LAPSE BECAUSE OF FAILURE TO SUBMIT A TRANSLATION OF THE DESCRIPTION OR TO PAY THE FEE WITHIN THE PRESCRIBED TIME-LIMIT

Effective date: 20130918

Ref country code: PL

Free format text: LAPSE BECAUSE OF FAILURE TO SUBMIT A TRANSLATION OF THE DESCRIPTION OR TO PAY THE FEE WITHIN THE PRESCRIBED TIME-LIMIT

Effective date: 20130918

REG Reference to a national code

Ref country code: DE

Ref legal event code: R097

Ref document number: 602009018932

Country of ref document: DE

PG25 Lapsed in a contracting state [announced via postgrant information from national office to epo]

Ref country code: PT

Free format text: LAPSE BECAUSE OF FAILURE TO SUBMIT A TRANSLATION OF THE DESCRIPTION OR TO PAY THE FEE WITHIN THE PRESCRIBED TIME-LIMIT

Effective date: 20140120

PLBE No opposition filed within time limit

Free format text: ORIGINAL CODE: 0009261

STAA Information on the status of an ep patent application or granted ep patent

Free format text: STATUS: NO OPPOSITION FILED WITHIN TIME LIMIT

26N No opposition filed

Effective date: 20140619

PG25 Lapsed in a contracting state [announced via postgrant information from national office to epo]

Ref country code: IT

Free format text: LAPSE BECAUSE OF FAILURE TO SUBMIT A TRANSLATION OF THE DESCRIPTION OR TO PAY THE FEE WITHIN THE PRESCRIBED TIME-LIMIT

Effective date: 20130918

PG25 Lapsed in a contracting state [announced via postgrant information from national office to epo]

Ref country code: DK

Free format text: LAPSE BECAUSE OF FAILURE TO SUBMIT A TRANSLATION OF THE DESCRIPTION OR TO PAY THE FEE WITHIN THE PRESCRIBED TIME-LIMIT

Effective date: 20130918

REG Reference to a national code

Ref country code: DE

Ref legal event code: R097

Ref document number: 602009018932

Country of ref document: DE

Effective date: 20140619

PG25 Lapsed in a contracting state [announced via postgrant information from national office to epo]

Ref country code: LU

Free format text: LAPSE BECAUSE OF FAILURE TO SUBMIT A TRANSLATION OF THE DESCRIPTION OR TO PAY THE FEE WITHIN THE PRESCRIBED TIME-LIMIT

Effective date: 20140529

REG Reference to a national code

Ref country code: CH

Ref legal event code: PL

PG25 Lapsed in a contracting state [announced via postgrant information from national office to epo]

Ref country code: CH

Free format text: LAPSE BECAUSE OF NON-PAYMENT OF DUE FEES

Effective date: 20140531

Ref country code: MC

Free format text: LAPSE BECAUSE OF FAILURE TO SUBMIT A TRANSLATION OF THE DESCRIPTION OR TO PAY THE FEE WITHIN THE PRESCRIBED TIME-LIMIT

Effective date: 20130918

Ref country code: LI

Free format text: LAPSE BECAUSE OF NON-PAYMENT OF DUE FEES

Effective date: 20140531

REG Reference to a national code

Ref country code: IE

Ref legal event code: MM4A

PG25 Lapsed in a contracting state [announced via postgrant information from national office to epo]

Ref country code: IE

Free format text: LAPSE BECAUSE OF NON-PAYMENT OF DUE FEES

Effective date: 20140529

PG25 Lapsed in a contracting state [announced via postgrant information from national office to epo]

Ref country code: MT

Free format text: LAPSE BECAUSE OF FAILURE TO SUBMIT A TRANSLATION OF THE DESCRIPTION OR TO PAY THE FEE WITHIN THE PRESCRIBED TIME-LIMIT

Effective date: 20130918

REG Reference to a national code

Ref country code: FR

Ref legal event code: PLFP

Year of fee payment: 8

PG25 Lapsed in a contracting state [announced via postgrant information from national office to epo]

Ref country code: RO

Free format text: LAPSE BECAUSE OF FAILURE TO SUBMIT A TRANSLATION OF THE DESCRIPTION OR TO PAY THE FEE WITHIN THE PRESCRIBED TIME-LIMIT

Effective date: 20130918

PG25 Lapsed in a contracting state [announced via postgrant information from national office to epo]

Ref country code: BG

Free format text: LAPSE BECAUSE OF FAILURE TO SUBMIT A TRANSLATION OF THE DESCRIPTION OR TO PAY THE FEE WITHIN THE PRESCRIBED TIME-LIMIT

Effective date: 20130918

PG25 Lapsed in a contracting state [announced via postgrant information from national office to epo]

Ref country code: HU

Free format text: LAPSE BECAUSE OF FAILURE TO SUBMIT A TRANSLATION OF THE DESCRIPTION OR TO PAY THE FEE WITHIN THE PRESCRIBED TIME-LIMIT; INVALID AB INITIO

Effective date: 20090529

Ref country code: TR

Free format text: LAPSE BECAUSE OF FAILURE TO SUBMIT A TRANSLATION OF THE DESCRIPTION OR TO PAY THE FEE WITHIN THE PRESCRIBED TIME-LIMIT

Effective date: 20130918

REG Reference to a national code

Ref country code: FR

Ref legal event code: PLFP

Year of fee payment: 9

REG Reference to a national code

Ref country code: FR

Ref legal event code: PLFP

Year of fee payment: 10

PG25 Lapsed in a contracting state [announced via postgrant information from national office to epo]

Ref country code: MK

Free format text: LAPSE BECAUSE OF FAILURE TO SUBMIT A TRANSLATION OF THE DESCRIPTION OR TO PAY THE FEE WITHIN THE PRESCRIBED TIME-LIMIT

Effective date: 20130918

PGFP Annual fee paid to national office [announced via postgrant information from national office to epo]

Ref country code: FR

Payment date: 20180516

Year of fee payment: 10

PGFP Annual fee paid to national office [announced via postgrant information from national office to epo]

Ref country code: DE

Payment date: 20180719

Year of fee payment: 10

Ref country code: GB

Payment date: 20180516

Year of fee payment: 10

REG Reference to a national code

Ref country code: DE

Ref legal event code: R119

Ref document number: 602009018932

Country of ref document: DE

GBPC Gb: european patent ceased through non-payment of renewal fee

Effective date: 20190529

PG25 Lapsed in a contracting state [announced via postgrant information from national office to epo]

Ref country code: GB

Free format text: LAPSE BECAUSE OF NON-PAYMENT OF DUE FEES

Effective date: 20190529

Ref country code: DE

Free format text: LAPSE BECAUSE OF NON-PAYMENT OF DUE FEES

Effective date: 20191203

PG25 Lapsed in a contracting state [announced via postgrant information from national office to epo]

Ref country code: FR

Free format text: LAPSE BECAUSE OF NON-PAYMENT OF DUE FEES

Effective date: 20190531