Classifications

• • H—ELECTRICITY
  • H04—ELECTRIC COMMUNICATION TECHNIQUE
  • H04B—TRANSMISSION
  • H04B1/00—Details of transmission systems, not covered by a single one of groups H04B3/00 - H04B13/00; Details of transmission systems not characterised by the medium used for transmission
  • H04B1/69—Spread spectrum techniques
  • H04B1/707—Spread spectrum techniques using direct sequence modulation
  • H04B1/7073—Synchronisation aspects
  • H04B1/7075—Synchronisation aspects with code phase acquisition
  • H04B1/7077—Multi-step acquisition, e.g. multi-dwell, coarse-fine or validation
• • H—ELECTRICITY
  • H04—ELECTRIC COMMUNICATION TECHNIQUE
  • H04B—TRANSMISSION
  • H04B1/00—Details of transmission systems, not covered by a single one of groups H04B3/00 - H04B13/00; Details of transmission systems not characterised by the medium used for transmission
  • H04B1/69—Spread spectrum techniques
  • H04B1/707—Spread spectrum techniques using direct sequence modulation
  • H04B1/709—Correlator structure
• • H—ELECTRICITY
  • H04—ELECTRIC COMMUNICATION TECHNIQUE
  • H04B—TRANSMISSION
  • H04B2201/00—Indexing scheme relating to details of transmission systems not covered by a single group of H04B3/00 - H04B13/00
  • H04B2201/69—Orthogonal indexing scheme relating to spread spectrum techniques in general
  • H04B2201/707—Orthogonal indexing scheme relating to spread spectrum techniques in general relating to direct sequence modulation
  • H04B2201/70707—Efficiency-related aspects
• • H—ELECTRICITY
  • H04—ELECTRIC COMMUNICATION TECHNIQUE
  • H04B—TRANSMISSION
  • H04B2201/00—Indexing scheme relating to details of transmission systems not covered by a single group of H04B3/00 - H04B13/00
  • H04B2201/69—Orthogonal indexing scheme relating to spread spectrum techniques in general
  • H04B2201/707—Orthogonal indexing scheme relating to spread spectrum techniques in general relating to direct sequence modulation
  • H04B2201/70715—Orthogonal indexing scheme relating to spread spectrum techniques in general relating to direct sequence modulation with application-specific features

Definitions

• the present invention relates to a receiver for receiving a spread spectrum modulated signal, comprising at least sampling means for forming samples of a received signal, at least one channel-specific reference code block for generating at least one reference code, and a correlation block.
• the invention also relates to an electronic device which comprises a receiver for receiving a spread spectrum modulated signal, comprising at least sampling means for forming samples of a received signal, at least one reference code block for generating at least one reference code, and a correlation block.
• the invention also relates to a system with a transmitting station for transmitting a spread spectrum modulated signal and a receiver for receiving a spead spectrum modulated signal, the receiver comprising at least sampling means for forming samples of a received signal, at least one reference code block for generating at least one reference code, and a correlation block. Furthermore, the invention relates to a module which is arranged to be used for receiving a spread spectrum modulated signal in a receiver, the module comprising at least sampling means for forming samples of a received signal, at least one reference code block for generating at least one reference code, and a correlation block.
• the invention also relates to a method for receiving a spread spectrum modulated signal, comprising the steps of forming samples of a received signal, generating at least one reference code, and performing correlation between said at least one reference code and the received signal.
• the invention relates to a computer software product comprising machine executable commands for forming sam- pies of a received spread spectrum modulated signal, for generating at least one reference code, and for performing correlation between said at least one reference code and the received signal.
• CDMA Code Division Multiple Access
• GNSS global navigation satellite systems
• UMTS third generation mobile communication systems
• CDMA Code Division Multiple Access
• GNSS global navigation satellite systems
• UMTS third generation mobile communication systems
• the modulation is performed in a transmitter by using an individual spreading code, wherein several transmitters can simultaneously transmit a signal at the same frequency, when each transmitter is allocated a unique spreading code.
• each satellite uses a spreading code of its own.
• the corresponding reference code is generated or it is read from the memory of the receiver, and this reference code is used for searching the received signal for the signal of the transmitter which is to be received.
• the receiver For successful signal reception, the receiver must perform acquisition of the signal, typically by using several correlators and controlling the code phase and frequency of the reference code, wherein the signals generated by the correlators are used to determine the correct code phase and the frequency shift. After the acquisition has been completed, the tracking of the signal is continued so that the reception of the signal and the demodulation of the information transmitted therein would be possible. In this tracking step, the code phase and frequency of the reference code are to be kept locked with the code phase and frequency of the signal to be received.
• receivers may comprise as many as about 16,000 correlators.
• the first portable GPS receivers only comprised 12 or even fewer correlators.
• the increase in the number of correlators naturally also means that the circuit board area required for implementing the correlators is significantly increased as well. Furthermore, this increases the power consumption of the receiver. Because of the higher power consumption, the heating of the device may also be increased.
• the receiver according to the present invention is primarily characterized in that said correlation block comprises:
• correlation means for correlating the first reference code part with the sample string to form first correlation part results, and for correlating the second reference code part with the sample string to form second correlation part results, wherein said correlations are arranged to be performed at different times and by using the same sample string.
• correlation means for correlating the first reference code part with the sample string to form first correlation part results, and for correlating the second reference code part with the sample string to form second correlation part results, wherein said correlations are arranged to be performed at different times and by using the same sample string.
• the computer software product according to the invention is primarily characterized in that the computer software product also comprises machine executable commands:
• the circuit board area of the receiver is saved when compared with arrangements of prior art, because the same multiplication operations, code shifts and additions can be used in several different codes and code phases.
• the bandwidth of the signal after the correlator is relatively wide, typically covering the whole Doppler frequency range to be searched, when the receiver is applied in connection with satellite positioning systems.
• a division of the fre- quency range to be searched in smaller subbands and a search in the subbands will not be necessary.
• the number of ports and the circuit board area can be reduced by using time multiplexing, wherein some blocks of the receiver can be used for the acquisition of different signals.
• Such time multiplexing is possible in the receiver according to the invention, for example, for the reason that the processing rate required after the group correlator is relatively low.
• the cor- relator according to the invention can also be divided into various parts. Furthermore, the invention makes it possible to use the same blocks for both the acquisition and the tracking.
• Fig. 1 shows a receiver according to one embodiment of the invention in a reduced block chart
• Fig. 2 shows the intermediate frequency removal block of the receiver according to Fig. 1 in a reduced block chart
• Fig. 3 shows the correlation block of the receiver according to Fig. 1 in a reduced block chart
• Fig. 4 shows the channel-specific reference code block of the receiver according to Fig. 1 in a reduced block chart
• Fig. 5 shows the structure of a mixer block used in the receiver according to one embodiment of the invention in a reduced block chart
• Fig. 6 shows the structure of another correlation block in a reduced block chart
• Fig. 7 shows a system in which the invention can be applied
• Fig. 8 shows the method according to one embodiment of the invention in a simplified flow chart. Detailed description of the invention
• the receiver 1 comprises a receiving stage 1.1 for taking the necessary steps for the processing of signals in a given frequency band, such as bandpass filtering, amplification, conversion to an intermediate frequency, and sampling (block 804). After this, the samples are input in an intermediate frequency removal block 1.2 and further in a correlation block 1.3.
• the receiver comprises channel-specific reference code blocks 1.4.
• the number of the channel-specific reference code blocks 1.4 is selected, for example, to be equal to the number of signals to be received from different satellites simultaneously. For example, to perform acquisition and tracking operations for the signals of four satellites simultaneously, four channel-specific reference code blocks 1.4 are used, in which each the reference code corresponding to one satellite code is generated or read from a memory 1.10 (block 801). After the correlation block 1.3, the output signals of the correlators are input in a mixer block 1.5. The output signal of the mixer block is subjected to coherent integration in block 1.6. If necessary, it is also possible to perform incoherent integration in block 1.8., wherein prior to the incoherent integration, a real signal is formed of the complex signal (I, Q) in block 1.7.
• Figure 2 shows one intermediate frequency removal block 1.2 which can be used in the receiver 1 according to the invention.
• the samples input in the intermediate frequency removal block 1.2 are mixed in a mixer 1.21 with a signal generated by a numerically controlled oscillator 1.22, of which signal two signals of different phases are first formed in a phase shift block 1.23.
• the phase shift between these signals is about 90 degrees, and the aim in the mixer 1.21 is to clear the received signal of a possible intermediate frequency (IF) as well as of the satellite Doppler frequency, wherein the output of the mixer 1.21 is a base- band signal.
• This baseband signal is then sampled in a decimation block 1.24 whose sampling frequency is different from the sampling frequency used at the sampling in the receiving stage 1.1.
• the samples taken in the decimation block 1.24 are input in a correlation block 1.3.
• FIG. 3 shows the structure of the correlation block 1.3 used in a receiver according to one embodiment of the invention.
• the correlation block 1.3 comprises a sample shift register 1.31 in which the samples are input from the intermediate frequency removal block 1.2.
• the sample shift register 1.31 is chipped, i.e., samples are shifted at the same rate as samples are input in the correlation block 1.3.
• the correlation block 1.3 comprises N code shift registers 1.32 and code registers 1.33.
• Number N corresponds to the number of receiving blocks; for example, there are four code registers 1.33.
• Each code shift register 1.32 is supplied with bits of the reference code corresponding to the code used in the modulation of one signal to be received, at the same rate as samples are input in the sample shift register 1.31 (block 805); that is, one bit of the reference code is input per each sample.
• the length of the code shift register 1.32 and the code register 1.33 is equal to the length of the sample shift register 1.31.
• the code bits in the code shift register 1.32 are stored in the code register 1.33.
• the storage in the code register is performed after the storage of the number of samples corresponding to the length of the code shift register 1.32 (block 808). If the length of the code shift register 1.32 is denoted with GC (GC storage locations), the data of the code shift register 1.32 is copied in the code register 1.33 after every GC samples (blocks 802, 809, 810).
• the length of the code shift register 1.32 is not necessary equal to the length of the reference code, but coherent integration can be applied to the output of the correlation block 1.3 by extending the integration over the whole epoch.
• the correlation block 1.3 can also be implemented without the code shift registers 1.32. Thus, all the data entering the code register is received from the channel-specific reference code block 1.4 either in parallel during a single epoch, or serially by using a higher clock frequency than that used by the correlation block 1.3.
• the multiplier 1.34 per orms a bit-specific multiplication in a multiplexed manner with the samples of the sample shift register 1.31 and the bits of each code register 1.33.
• multiplexing means that the samples of the sample shift register 1.31 and one code register 1.33 are multiplied at one time in the multiplier 1.34, and the multiplication results (correlation part results) are combined in a combination block 1.35. These multiplications and combinations are repeated until all or a sufficient number of code registers have been scanned through (blocks 806, 807). The result is N correlation results.
• each code register 1.33 and the sample shift register 1.31 can be per- formed for the same sample string by using only one multiplier 1.34 and only one combination block 1.35. After this, the multiplication is always performed after a new sample has been input in the sample shift register 1.31. Consequently, this is a series of multiplications, in which the value of the code register 1.33 is the same for GC samples, but the sample shift register 1.31 is shifted by one after every multiplication and a new sample is input in the first register. In this way, the correlation can be made between the samples and the codes (code register x sample shift register). Thus, in the receiver according to the invention, the content of the code register 1.33 is not changed after every sample but after every GC samples.
• the output of the correlation block 1.3 comprises Nsamples, each of which corresponds to the integration for GC samples by one correlator.
• the output signal of the correlation block 1.3 thus corresponds to the output signals of correlators (GC correlators) in a receiver of prior art.
• each sample of the cor- relation block 1.3 according to the invention corresponds to the integration of GC samples.
• the relatively short correlation in the correlation block 1.3 means that the post-correlation bandwidth is relatively broad.
• One non-restricting numerical example to be mentioned is the following application in the GPS system.
• the length of the sample shift register 1.31 is 66 samples, and 2 samples are taken of each signal chip (sampling rate about 2 MHz). This results in a bandwidth of about 31 kHz.
• the receiver 1 according to the invention When the receiver 1 according to the invention is applied, for example, in satellite positioning systems, only one intermediate frequency removal block 1.2 is needed before the correlator, because the bandwidth after the correlation block 1.3 covers the whole Doppler frequency range searched for satellite signals (frequency shift caused by Doppler shift). Moreover, a single sample register 1.32 will be suffi- cient, because the contents of all the code shift registers 1.33 can be multiplied with the content of this sample register 1.32.
• the signals formed in the correlation block 1.3 can then be input in the mixer block 1.5, of which one example is shown in Fig. 5.
• the mixer block 1.5 comprises one Doppler tracking block 1.51 for each receiving channel, that is, for each signal to be received simultaneously.
• the signals formed in the correlation block 1.3 are mixed with the signal of the Doppler tracking block 1.51.
• the signals formed in the mixer 1.52 are subjected to a time-to-fre- quency conversion, for example a discrete Fourier transform, in a conversion block 1.53.
• information in the time domain can be converted to information in the time-frequency domain, to be used, for example, in the tracking function.
• the mixer 1.52 and the conversion block 1.53 can be shared by each Doppler tracking block 1.51.
• the signals of the time-frequency domain are input in a coherent integration block 1.6.
• the signal components I and Q are integrated, for example, on the length of the whole epoch, for example for acquisition and tracking.
• the mixer block 1.5 and the coherent integration block 1.6 are controlled by a digital signal processor 1.9 or a corresponding controller.
• a digital signal processor 1.9 In the acquisition function, fixed values (frequency and phase) for a given search are set in the Doppler tracking blocks 1.51 of the mixer block 1.5.
• the Doppler frequency blocks 1.51 of the mixer block are controlled to keep the receiver locked with the signal to be received. This is achieved by controlling the frequency and the phase, if necessary.
• the digital signal processor 1.9 can read the results of the coherent integration from the memory area used by the coherent integration block 1.6, when the signal to be received is sufficiently strong.
• the acquisition and tracking functions may further include incoherent integration in an incoherent integration block 1.8, wherein prior to this, the signal components are combined in a combination block 1.7, for example, by squaring both components and summing up the squared values.
• the digital signal processor 1.9 reads the results of the incoherent integration from the memory area used by the incoherent integration block 1.8 and uses these values to control the acquisition/tracking.
• Fig. 4 shows an example structure of the channel-specific reference code block 1.4 in a reduced block chart. It comprises a numerically controllable oscillator 1.41 for generating the clock signal for a code generator 1.42 to control the code bit rate.
• the code generator 1.42 is given control data to inform which reference code of the selectable reference codes is intended to be generated in the channel- specific reference code block 1.4 in question.
• the code formed in the channel-specific reference code block 1.4 is input in a code bus 1.43, from which the reference code generated by the desired channel-specific reference code block 1.4 is input via a selector 1.44 in the correlation block 1.3.
• the output of the code shift register 1.32 of the correlation block can be coupled by the selector 1.44 (Fig. 1) to the input of the code shift register 1.32 of the correlation block in the step when the whole reference code has been once input in the code shift register 1.32.
• Figure 6 shows the structure of yet another correlation block 1.3 in a reduced manner. It comprises several code registers 1.33, 1.33', 1.33", whose operation can be cascaded for example in the following way.
• the data of the second code register 1.33' is transferred to the third code register 1.33
• the data of the first code register 1.33 is transferred to the second code register 1.33'
• the data of the code transfer register 1.32 is transferred to the first code register 1.33.
• the multiplication operations and the combination operations are carried out in the multiplier 1.34 and in the combination block 1.35, respectively, between each code register 1.33, 1.33', 1.33" and the sample shift register 1.31.
• each code register 1.33, 1.33', 1.33" can be multiplied with the content of the sample shift register 1.31 by time multiplexing; that is, the multiplication and the combination are performed between one code register 1.33, 1.33', 1.33” and the sample shift register 1.31 at a time, and the result is recorded in the memory.
• the multiplications are repeated until all the code registers 1.33, 1.33', 1.33" have been scanned through, after which the correlation has been completed for one sample set of GC samples. After the next GC samples, the above- presented steps are taken again. The above- described procedure can be repeated for new samples.
• the steps can be taken for several channels in a multiplexed manner, wherein a code shift register 1.32 and a set of code registers 1.33, 1.33', 1.33" has been provided for each channel.
• a code shift register 1.32 and a set of code registers 1.33, 1.33', 1.33" has been provided for each channel.
• the number of code registers 1.33, 1.33', 1.33" is not necessarily three but also two code registers or more than three code registers can be used.
• the number of code registers can be selected, for example, so that all the multiplications can be performed during the reception of one sample (for example, if there are three code registers, the multiplication operation is repeated three times during the reception of one sample).
• control block 1.9 is presented as a separate block in the above description of the invention and in the appended drawings, some of the blocks of the receiver 1 can be implemented, for example, as functions of a digital signal processor used as the control block 1.9.
• the invention can be implemented as a module which is attached to e.g. a receiver.
• a module structure is to implement the correlation block as a separate module.
• this module is indicated with the reference 1.11.
• it is obvious that other kinds of module structures can also be implemented in connection with the present invention.

Landscapes

• Engineering & Computer Science (AREA)
• Computer Networks & Wireless Communication (AREA)
• Signal Processing (AREA)
• Synchronisation In Digital Transmission Systems (AREA)
• Position Fixing By Use Of Radio Waves (AREA)

Applications Claiming Priority (2)

Publications (2)

Family

ID=32104275

Family Applications (1)

Country Status (6)

Families Citing this family (3)

Citations (1)

Family Cites Families (6)

• 2004
  • 2004-04-23 FI FI20045147A patent/FI20045147A/fi not_active IP Right Cessation
• 2005
  • 2005-04-21 WO PCT/FI2005/050128 patent/WO2005104392A1/en active Application Filing
  • 2005-04-21 EP EP05735225A patent/EP1741200A4/de not_active Withdrawn
  • 2005-04-21 CN CN2005800125010A patent/CN1947350B/zh not_active Expired - Fee Related
  • 2005-04-21 KR KR1020067021467A patent/KR100866075B1/ko not_active IP Right Cessation
  • 2005-04-21 US US11/587,109 patent/US7839915B2/en not_active Expired - Fee Related

Patent Citations (1)

Non-Patent Citations (1)

Also Published As

Similar Documents

Legal Events