EP1535345A1 - Semiconductor memory with vertical memory transistors and method for production thereof - Google Patents
Semiconductor memory with vertical memory transistors and method for production thereofInfo
- Publication number
- EP1535345A1 EP1535345A1 EP03747922A EP03747922A EP1535345A1 EP 1535345 A1 EP1535345 A1 EP 1535345A1 EP 03747922 A EP03747922 A EP 03747922A EP 03747922 A EP03747922 A EP 03747922A EP 1535345 A1 EP1535345 A1 EP 1535345A1
- Authority
- EP
- European Patent Office
- Prior art keywords
- semiconductor
- region
- layer
- oxide layer
- deeper
- Prior art date
- Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
- Withdrawn
Links
- 239000004065 semiconductor Substances 0.000 title claims abstract description 127
- 230000015654 memory Effects 0.000 title claims abstract description 64
- 238000004519 manufacturing process Methods 0.000 title claims description 14
- 239000000758 substrate Substances 0.000 claims abstract description 41
- 239000002800 charge carrier Substances 0.000 claims abstract description 6
- 238000005530 etching Methods 0.000 claims description 16
- 238000000034 method Methods 0.000 claims description 11
- 125000006850 spacer group Chemical group 0.000 claims description 11
- 229910052581 Si3N4 Inorganic materials 0.000 claims description 5
- HQVNEWCFYHHQES-UHFFFAOYSA-N silicon nitride Chemical compound N12[Si]34N5[Si]62N3[Si]51N64 HQVNEWCFYHHQES-UHFFFAOYSA-N 0.000 claims description 5
- 239000002784 hot electron Substances 0.000 description 7
- 238000002347 injection Methods 0.000 description 5
- 239000007924 injection Substances 0.000 description 5
- VYPSYNLAJGMNEJ-UHFFFAOYSA-N Silicium dioxide Chemical compound O=[Si]=O VYPSYNLAJGMNEJ-UHFFFAOYSA-N 0.000 description 4
- 230000005684 electric field Effects 0.000 description 4
- 238000001459 lithography Methods 0.000 description 4
- 238000002513 implantation Methods 0.000 description 3
- 229910021420 polycrystalline silicon Inorganic materials 0.000 description 3
- 230000015572 biosynthetic process Effects 0.000 description 2
- 239000003989 dielectric material Substances 0.000 description 2
- 229910021421 monocrystalline silicon Inorganic materials 0.000 description 2
- 238000002161 passivation Methods 0.000 description 2
- 229920005591 polysilicon Polymers 0.000 description 2
- 235000012239 silicon dioxide Nutrition 0.000 description 2
- 239000000377 silicon dioxide Substances 0.000 description 2
- 238000004088 simulation Methods 0.000 description 2
- XUIMIQQOPSSXEZ-UHFFFAOYSA-N Silicon Chemical compound [Si] XUIMIQQOPSSXEZ-UHFFFAOYSA-N 0.000 description 1
- BOTDANWDWHJENH-UHFFFAOYSA-N Tetraethyl orthosilicate Chemical compound CCO[Si](OCC)(OCC)OCC BOTDANWDWHJENH-UHFFFAOYSA-N 0.000 description 1
- 239000005380 borophosphosilicate glass Substances 0.000 description 1
- 239000000969 carrier Substances 0.000 description 1
- 230000006835 compression Effects 0.000 description 1
- 238000007906 compression Methods 0.000 description 1
- 239000013078 crystal Substances 0.000 description 1
- 238000005520 cutting process Methods 0.000 description 1
- 230000007547 defect Effects 0.000 description 1
- 238000012217 deletion Methods 0.000 description 1
- 230000037430 deletion Effects 0.000 description 1
- 230000001419 dependent effect Effects 0.000 description 1
- 230000000694 effects Effects 0.000 description 1
- 230000005669 field effect Effects 0.000 description 1
- 238000005468 ion implantation Methods 0.000 description 1
- 239000002184 metal Substances 0.000 description 1
- 238000001465 metallisation Methods 0.000 description 1
- 150000004767 nitrides Chemical class 0.000 description 1
- 230000001590 oxidative effect Effects 0.000 description 1
- 238000012856 packing Methods 0.000 description 1
- 229910052710 silicon Inorganic materials 0.000 description 1
- 239000010703 silicon Substances 0.000 description 1
- 238000003860 storage Methods 0.000 description 1
Classifications
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L29/00—Semiconductor devices adapted for rectifying, amplifying, oscillating or switching, or capacitors or resistors with at least one potential-jump barrier or surface barrier, e.g. PN junction depletion layer or carrier concentration layer; Details of semiconductor bodies or of electrodes thereof ; Multistep manufacturing processes therefor
- H01L29/66—Types of semiconductor device ; Multistep manufacturing processes therefor
- H01L29/68—Types of semiconductor device ; Multistep manufacturing processes therefor controllable by only the electric current supplied, or only the electric potential applied, to an electrode which does not carry the current to be rectified, amplified or switched
- H01L29/76—Unipolar devices, e.g. field effect transistors
- H01L29/772—Field effect transistors
- H01L29/78—Field effect transistors with field effect produced by an insulated gate
- H01L29/792—Field effect transistors with field effect produced by an insulated gate with charge trapping gate insulator, e.g. MNOS-memory transistors
- H01L29/7926—Vertical transistors, i.e. transistors having source and drain not in the same horizontal plane
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L29/00—Semiconductor devices adapted for rectifying, amplifying, oscillating or switching, or capacitors or resistors with at least one potential-jump barrier or surface barrier, e.g. PN junction depletion layer or carrier concentration layer; Details of semiconductor bodies or of electrodes thereof ; Multistep manufacturing processes therefor
- H01L29/40—Electrodes ; Multistep manufacturing processes therefor
- H01L29/401—Multistep manufacturing processes
- H01L29/4011—Multistep manufacturing processes for data storage electrodes
- H01L29/40117—Multistep manufacturing processes for data storage electrodes the electrodes comprising a charge-trapping insulator
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L29/00—Semiconductor devices adapted for rectifying, amplifying, oscillating or switching, or capacitors or resistors with at least one potential-jump barrier or surface barrier, e.g. PN junction depletion layer or carrier concentration layer; Details of semiconductor bodies or of electrodes thereof ; Multistep manufacturing processes therefor
- H01L29/66—Types of semiconductor device ; Multistep manufacturing processes therefor
- H01L29/66007—Multistep manufacturing processes
- H01L29/66075—Multistep manufacturing processes of devices having semiconductor bodies comprising group 14 or group 13/15 materials
- H01L29/66227—Multistep manufacturing processes of devices having semiconductor bodies comprising group 14 or group 13/15 materials the devices being controllable only by the electric current supplied or the electric potential applied, to an electrode which does not carry the current to be rectified, amplified or switched, e.g. three-terminal devices
- H01L29/66409—Unipolar field-effect transistors
- H01L29/66477—Unipolar field-effect transistors with an insulated gate, i.e. MISFET
- H01L29/66833—Unipolar field-effect transistors with an insulated gate, i.e. MISFET with a charge trapping gate insulator, e.g. MNOS transistors
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L29/00—Semiconductor devices adapted for rectifying, amplifying, oscillating or switching, or capacitors or resistors with at least one potential-jump barrier or surface barrier, e.g. PN junction depletion layer or carrier concentration layer; Details of semiconductor bodies or of electrodes thereof ; Multistep manufacturing processes therefor
- H01L29/66—Types of semiconductor device ; Multistep manufacturing processes therefor
- H01L29/68—Types of semiconductor device ; Multistep manufacturing processes therefor controllable by only the electric current supplied, or only the electric potential applied, to an electrode which does not carry the current to be rectified, amplified or switched
- H01L29/76—Unipolar devices, e.g. field effect transistors
- H01L29/772—Field effect transistors
- H01L29/78—Field effect transistors with field effect produced by an insulated gate
- H01L29/792—Field effect transistors with field effect produced by an insulated gate with charge trapping gate insulator, e.g. MNOS-memory transistors
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L29/00—Semiconductor devices adapted for rectifying, amplifying, oscillating or switching, or capacitors or resistors with at least one potential-jump barrier or surface barrier, e.g. PN junction depletion layer or carrier concentration layer; Details of semiconductor bodies or of electrodes thereof ; Multistep manufacturing processes therefor
- H01L29/66—Types of semiconductor device ; Multistep manufacturing processes therefor
- H01L29/68—Types of semiconductor device ; Multistep manufacturing processes therefor controllable by only the electric current supplied, or only the electric potential applied, to an electrode which does not carry the current to be rectified, amplified or switched
- H01L29/76—Unipolar devices, e.g. field effect transistors
- H01L29/772—Field effect transistors
- H01L29/78—Field effect transistors with field effect produced by an insulated gate
- H01L29/792—Field effect transistors with field effect produced by an insulated gate with charge trapping gate insulator, e.g. MNOS-memory transistors
- H01L29/7923—Programmable transistors with more than two possible different levels of programmation
Definitions
- the invention relates to a semiconductor memory having a plurality of memory cells according to claim 1 and to a method for producing such a semiconductor memory according to claim 12.
- Non-volatile semiconductor memory elements are known in a large number of different embodiments. Depending on the application, PROM, EPROM, EEPROM, flash memory and SONOS memory are used. These differ in particular in the deletion option,
- each memory cell of the semiconductor memory has a planar transistor (planar MOSFET), in which a so-called trapping layer in a recess of the (control) gate section is provided. Hot electrons, which by suitable
- Potential relationships can be generated at the transistor connections in the transistor channel, can overcome the thin gate oxide layer and can be captured by this trapping layer. The presence of the electrons trapped in the trapping layer causes one
- Characteristic curve shift of the transistor which manifests itself in particular in a different threshold voltage.
- the difference in the threshold voltage can be used in a known manner to write a "bit", since it can be determined by means of a reading step.
- Memory transistors are consequently only logic circuits or "system on chip” circuits (SOC circuits) with a low memory density.
- NROM A novel localized trapping, 2-bit nonvolatile memory cell
- IEEE Electron Device Letters, vol. 21, no. 11, November 2000, pages 543-545 is a transistor manufactured according to the SONOS concept, as described by Eitan et al. in "NROM: A novel localized trapping, 2-bit nonvolatile memory cell", IEEE Electron Device Letters, vol. 21, no. 11, November 2000, pages 543-545.
- this memory concept also has disadvantages with regard to its scalability, so that a high-density or compact arrangement of memory transistors with the smallest dimensions is difficult.
- each of the memory cells comprising:
- a semiconductor layer arranged on a substrate, the semiconductor surface of which has at least one step between a lower and a higher semiconductor region in the substrate normal direction;
- At least one channel region which extends in the semiconductor layer between the lower and the higher contact region; at least one electrically insulating trapping layer designed for capturing and releasing charge carriers, which is arranged on a gate oxide layer adjacent to the channel region; and
- At least one gate electrode for controlling the electrical conductivity of the channel region the gate electrode partially adjoins a control oxide layer arranged on the trapping layer and partially adjoins the gate oxide layer arranged on the channel region.
- a so-called vertical transistor concept is used for the memory transistors.
- one of the contact areas i.e. the memory transistor contacts
- the second contact area the second memory transistor contact
- a contact area of the memory transistor is located in a lower semiconductor area, which was removed by means of a mesa etching step in relation to a higher contact area.
- the higher contact area is arranged in the higher semiconductor area, a step being provided between the two semiconductor areas.
- the semiconductor area to a substrate level is thus less than the corresponding distance from a higher area surface of the higher semiconductor area.
- the area surface of the higher semiconductor area is further away from the substrate than the area surface of the lower semiconductor area.
- a thin gate oxide layer is arranged in a conventional manner along the surface of the channel region.
- a so-called trapping layer borders on part of the gate oxide layer which is designed to capture and release load carriers.
- the trapping layer has a large number of defects or "trap states" in which captured charge carriers (electrons or holes) can be stored permanently.
- the trapping layer is surrounded on its surfaces not adjoining the gate oxide layer by a control oxide layer, so that it is completely surrounded by oxide layers.
- the trapping layer preferably consists of a nitride layer, in particular a silicon nitride layer, so that an oxide-nitride-oxide layer sequence results in the section through the memory transistor (so-called ONO stack).
- a (control) gate electrode is arranged on the control oxide layer, through which the electrical
- Conductivity of the transistor channel can be controlled via the field effect.
- Semiconductor memory is characterized in particular by the fact that the gate electrode also adjoins the gate oxide layer arranged on the channel region in some areas, so that the
- Conductivity of a section of the transistor channel can be controlled directly by the gate electrode.
- a potential difference applied between the lower and the higher contact area of the memory transistor brings about a field line course between the contact areas, in which electrical field lines run from the transistor channel through the gate oxide layer into the trapping layer.
- planar memory transistors such as are known, for example, from EP 02 004 568.8 mentioned at the outset
- the step (mesa edge) provided between the lower and the higher contact area contributes to an increased programming efficiency due to an increased injection yield of hot electrons.
- the trapping layer is preferably arranged only on a relatively small area of the gate oxide layer.
- the gate electrode directly adjoins the other regions of the gate oxide layer.
- the semiconductor memory according to the invention enables a high packing density since, due to the vertical transistor concept, the memory cell area can be scaled independently of the channel length of the transistor. In contrast to planar memory concepts (for example NROMs), the memory transistor according to the invention is much easier to scale and shows fewer short-channel effects. Due to the special geometry of the channel area, the programming efficiency via "channel hot electrons" is also increased compared to planar components.
- the area surfaces of the lower and the higher semiconductor area preferably run essentially parallel to the substrate plane.
- the substrate is preferably a single-crystal silicon substrate and the semiconductor layer is a single-crystal silicon layer.
- the region surface of the higher semiconductor region preferably forms a surface of the higher contact region.
- the higher semiconductor region, ie the mesa thus preferably faces in parallel along its entire area conductive surface doping on the substrate plane, so that the layer adjacent to the higher surface area forms the higher contact area.
- each of the memory cells includes a plurality of the lower contact areas and one of the higher contact areas, with one of the channel areas extending between each of the lower contact areas and the higher contact area.
- the higher semiconductor region is surrounded on all sides by lower-lying semiconductor regions.
- a single higher contact area is formed on the higher semiconductor area, while a plurality of lower contact areas are provided in the lower semiconductor area.
- a transistor channel extends between each of the lower contact areas and the higher contact area, to which a trapping layer and a (control) gate electrode with the structure according to the invention are assigned.
- a "bit" can be stored in each of the trapping layers.
- the deeper contact areas can preferably be contacted individually.
- the gate electrodes can also be configured such that they can be contacted individually for each of the channel regions. However, a common gate electrode is preferably provided for all the channel areas assigned to the higher contact area.
- the higher semiconductor region preferably has an essentially rectangular shape with four side edges, and each of the side edges is assigned to exactly one of the deeper contact regions.
- the latter preferably has an essentially rectangular shape, which is raised compared to the surrounding lower ones Is semiconductor areas.
- a deeper contact area is provided adjacent to each of the side edges of this rectangular shape, so that four transistor channels start from the higher contact area.
- the region surfaces of the lower and the higher semiconductor region are preferably connected by a step side surface of the step (the mesa edge), which runs essentially perpendicular to the substrate plane.
- the higher semiconductor region is thus separated from the lower semiconductor region by a vertical mesa edge or flank.
- the trapping layer is preferably through the
- the trapping layer is thus preferably arranged in the corner or edge area of the mesa.
- the trapping layer adjoins both the gate oxide layer, which is arranged on the step side surface, and the gate oxide layer, which is arranged on the region surface of the deeper semiconductor region.
- Such a trapping layer can be produced in a simple self-adjusting manner (without a photo step) by means of a so-called spacer etching.
- the trapping layer is arranged on the step side surface in a manner similar to a spacer known from CMOS technology.
- the region surfaces of the lower and the higher semiconductor region are connected to one another by a lower step side surface, a higher step side surface and an intermediate surface extending between the step side surfaces.
- a double stage or a double mesa is provided.
- the step side surfaces preferably run essentially perpendicular to the substrate plane.
- the two step side surfaces adjoin the lower or the higher area surface and are connected by an intermediate surface which preferably runs parallel to the Sustrat plane.
- Each of the channel regions is preferably assigned a lower and a higher one of the trapping layers, the lower trapping layer through the gate oxide layer from the lower step side surface and the region surface of the lower semiconductor region and the higher trapping layer through the gate oxide layer from the higher step side surface and the Intermediate surface is spaced.
- two "bits" can be stored if the programming and reading technology known from NROMs is used. In this case, the contact areas must be exchanged for the programming process in a known manner for reading.
- two different trapping layers are assigned to each of the channel regions.
- the deeper trapping layer is preferably arranged in the edge or corner area adjacent to the deeper area surface and the deeper step side surface.
- the deeper trapping layer is through that through the gate oxide layer Channel area spaced.
- the higher trapping layer is preferably arranged in the edge or corner area adjacent to the intermediate surface and the higher step side wall, in turn being spaced from the channel area by the gate oxide layer.
- the gate electrode preferably extends over the two trapping layers, from which it is separated by the control oxide layer. Between the lower trapping layer and the higher trapping layer, the gate electrode adjoins the gate oxide layer in some areas, so that the electrical conductivity of the transistor channel can be controlled directly in this area.
- the deeper contact area extends to a step side surface of the step (i.e., to a flank of the mesa). Simulations have shown that a particularly efficient injection mechanism of hot channel electrons into the trapping layer can be achieved if the deeper contact area extends to the edge or corner area of the mesa, i.e. extends to the step side surface. In the same way, it is also advantageous to use the higher one
- Form contact area so that it extends to the deeper area surface (or to a possibly provided intermediate surface). In this case, there must be a distance between the deeper contact area and the step side surface.
- the trapping layer preferably consists of silicon nitride.
- the trapping layer forms a so-called ONO stack with the silicon dioxide layers surrounding it.
- other dielectrics with large dielectric constants can also be used.
- So-called "silicon rieh oxide” and undoped polysilicon are also suitable for forming the trapping layer.
- the manufacturing method according to the invention is largely compatible with a conventional CMOS process. Only an additional mask step is necessary for the mesa etching to create the higher and lower semiconductor areas.
- the first oxide layer forms the gate oxide layer between the trapping layer and the channel region.
- the second oxide layer forms the control oxide layer, which is arranged between the trapping layer and the gate electrode. Furthermore, the gate oxide layer of those channel regions in which the gate electrode directly adjoins the gate oxide layer is formed by the second oxide layer. The application of the second oxide layer thus completely encloses the trapping layer in oxide.
- the trapping layer and the first oxide layer are preferably removed by means of a spacer etching step.
- Spacer etching steps of this type are known in CMOS technology.
- the trapping layer can be arranged in a self-aligned manner in the edge or corner regions of the mesa adjacent to the deeper region surface and the step side surface.
- a spacer etching method is preferably also used for the arrangement of the gate electrode.
- Fig. 1 (a) is a schematic sectional view through a memory cell of a first preferred
- Embodiment of a semiconductor memory according to the invention the section plane running perpendicular to the substrate plane;
- Fig. 1 (b) is a schematic sectional view of a
- Fig. L (c) is a schematic sectional view of a memory cell according to a third preferred Embodiment with preferred lower contact area.
- FIG. 1 (a) A first preferred embodiment of a semiconductor memory is shown in FIG. 1 (a) in a schematic sectional view. The cutting plane runs through the
- a single-crystal semiconductor layer p-well is arranged on the p-doped semiconductor substrate p-sub, for example, which is lightly p-doped, for example.
- the semiconductor layer p-well is structured into a deeper semiconductor region 10 and a higher semiconductor region 12, for example by a mesa etching step.
- the deeper semiconductor region 10 has a deeper region surface 14 which runs essentially parallel to the substrate plane of the substrate p-sub.
- the higher semiconductor region 12 has a higher region surface 16, which is also arranged parallel to the substrate plane. In the embodiment shown in FIG. 1 (a), the higher region surface 16 of the higher semiconductor region 12 is connected to the lower region surfaces 14 via step side surfaces 18.
- a higher contact area 20 is formed adjacent to the higher area surface 16 of the higher semiconductor area 12.
- the heavily doped higher contact region 20 represents, for example, the source contact of the memory transistor.
- two lower contact regions 22, 24 are also shown, which are formed in the lower semiconductor region 10.
- the deeper contact areas 22, 24 represent, for example Drain contacts of the memory transistors.
- the lower contact areas 22, 24 have a highly doped area HDD (highly doped drain) and a lower doped contact area LDD (lightly doped drain) arranged closer to the higher contact area ,
- the channel regions of the two memory transistors shown in FIG. 1 (a) extend between the respective lower contact regions 22, 24 and the higher one
- a trapping layer 28 is arranged in the edge formed between the lower region surface 14 and the step side surface 18 in each of the memory transistors.
- the trapping layer consists, for example, of silicon nitride, which is spaced from the channel region by a silicon dioxide layer (gate oxide layer 26).
- the trapping layer 28 can be formed in a self-adjusting process (so-called spacer etching) without an additional lithography step.
- a control oxide layer 30 is applied to the surface of the trapping layer 28, which does not adjoin the gate oxide layer 26, by means of which the trapping layer 28 is separated from the gate electrode 32.
- the control oxide layer 30, the trapping layer 28 and the gate oxide layer 26 form a so-called ONO stack.
- Passivation shown protects the contact areas and the gate electrode and insulates them electrically from one another.
- the gate electrode 32 is preferably formed from highly doped polysilicon.
- the gate electrode 32 adjoins a region of the gate oxide layer 26, so that the electrical conductivity of the associated channel region can be controlled directly.
- the channel length, the conductivity of which can be controlled directly by the gate electrode 32, is preferably 20 to 50 nm.
- Semiconductor region 12 is preferably 50 to 200 nm, the height difference in the substrate normal direction between the higher region surface 16 and the lower region surface 14 preferably being 50 to 150 nm. However, significantly longer channel lengths or dimensions of up to several ⁇ m are also possible.
- Fig. 1 (a) The operation of the memory transistor of the memory cell shown in Fig. 1 (a) is illustrated for the transistor formed between the contact regions 22 and 20.
- a forward voltage which is below 10 V, for example, positively biases the lower contact area 22 compared to the higher contact area 20.
- the gate electrode 32 is positively biased with respect to the higher contact area 20.
- the memory transistor is guided into its saturation range. With such source-drain voltages, which are greater than the so-called pinch-off voltage, there is a so-called pinch-off point PO along the transistor channel.
- the voltage between the lower contact area 22 and the higher contact area 20 is preferably set such that the pinch-off point PO is located near the higher contact area 20 at a location on the transistor channel which is opposite the trapping layer 28.
- Such potential relationships at the transistor contacts, in particular near the pinch-off point PO generate so-called hot electrons (Channel hot electrons (CHE)) which have sufficient energy to overcome the thin gate oxide layer 26 and are embedded in the trapping layer 28 become.
- CHE hot electrons
- the characteristic of the memory transistor shifts.
- the threshold voltage changes which can be used to program a "bit" in a known manner.
- Pinch-off voltage efficiently generates charge carriers by ionization in the channel area between the lower contact area 22 and the pinch-off point PO, which in turn are injected into the trapping layer 28 by a suitable gate voltage. All the voltages required for this are in the range below 10 V. The reading is preferably carried out in the inverse direction.
- the programming efficiency is increased since the yield of hot electrons which are embedded in the trapping layer 28 is greater (> 10 "5 of the channel electrons).
- the reason for this is in particular a field compression by the mesa edge and the necessary 90 ° change in direction of the electrons in the edge area, which allows programming time and / or Reduce programming voltage or power significantly, which is particularly desirable for semiconductor memories in mobile applications.
- Fig. L (b) shows a second embodiment of a
- FIG. 1 (b) differs from the one described above by a "double step” or double mesa edge between the higher area surface 16 and the lower area surface 14.
- the lower area surface 14 adjoins a lower step side surface 18t, which is connected to a higher step side surface 18h via an intermediate surface 34.
- the step side surfaces 18t, 18h are arranged perpendicular to the substrate plane, while the intermediate surface 34 preferably runs parallel to the substrate plane.
- Trapping layers 28t, 28h are respectively arranged in the corner or edge regions, which are formed by the deeper region surface 14 and the deeper step side surface 18t and the intermediate surface 34 and the higher step side surface 18h.
- the trapping layers 28t, 28h are spaced apart by a gate oxide layer 26 from the channel region which is arranged in the semiconductor layer p-well.
- each channel area is assigned two trapping layers 28t, 28h, so that each memory transistor can store two "bits".
- the programming and reading is carried out analogously to NROMs and is described in detail in the publications by Eitan et al. described.
- the gate electrode 32 extends over the lower 28t and the higher 28h trapping layer, in some areas directly between the trapping layers 28t, 28h to the gate oxide 26 adjoins. Both the gate electrode 32 and the trapping layers 28t, 28h are preferably structured by means of a spacer etching.
- Fig. L (c) shows a third in schematic cross section
- Embodiment of a memory cell of a semiconductor memory is very similar to the variant described with reference to FIG. 1 (a). The only difference is the formation of the deeper contact regions 22, 24, which in the embodiment shown in FIG. 1 (c) extend up to the step side surface 18. Simulations have shown that the arrangement of the field line that occurs with such an arrangement of the deeper contact region 22 leads to a particularly efficient injection of charge carriers into the trapping layer 28.
- a preferred production method for a semiconductor memory according to the invention is described below with reference to FIG. 2. Except for the doping profile, the finished process product is similar to the first embodiment variant described in connection with FIG. 1 (a).
- a mesa is etched into the prepared substrate p-sub with the semiconductor layer (well) p-well by means of a lithography and subsequent etching step. This produces a lower semiconductor region 10 and a higher semiconductor region 12 located higher in the substrate normal direction. The distance in the substrate normal direction from the substrate p-sub to the higher area surface 16 is thus greater than the corresponding distance to the lower area surface 14 (FIG. 2 (a)).
- the gate oxide layer 26 is subsequently created by oxidizing the semiconductor layer and a suitable trapping layer 28, for example one Silicon nitride layer, is deposited (ON layer formation; Fig. 2 (b)).
- 2 (c) shows the intermediate stage of the memory cell after the etching back of the layer stack, which consisted of the trapping layer 28 and the gate oxide layer 26.
- the etching back is preferably carried out as a so-called spacer etching, so that a "spacer remainder" remains at the mesa edge, which later results in the trapping layers 28 of the memory transistors (local trapping regions).
- a second oxide layer is subsequently applied, which covers the exposed surface of the trapping layers 28 and of the lower and the higher semiconductor regions 10, 12.
- the second oxide layer forms the control oxide layer 30 and the gate oxide layer 26 in a region which later adjoin the gate electrode 32 (FIG. 2 (d)).
- a lithography step for defining the gate electrode 32 and a self-adjusting spacer etching of the poly-silicon layer 32 are carried out in order to produce the gate electrodes 32 which are designed in a spacer-like manner (FIG. 2 (e)).
- the contact regions 22, 24 are then formed by means of ion implantation.
- an LDD implantation with appropriate lithography or alternatively a tilt angle implantation at 45 ° can be carried out (not shown). The making of the deeper ones
- Contact areas 22, 24 and the higher contact area 20 are made by HDD implantation and silicidation of the contact areas.
- the device is shown in Fig. 2 (f).
- CMOS processes namely a passivation step using TEOS or BPSG or alternative ILD (FIG. 2 (g) as well as contact hole etching and metallization for electrically contacting the contact areas (FIG. 2 (h)).
- Memory transistor 22 deeper contact area (drain contact of the memory transistor)
Abstract
Description
Claims
Applications Claiming Priority (3)
Application Number | Priority Date | Filing Date | Title |
---|---|---|---|
DE10241172 | 2002-09-05 | ||
DE10241172A DE10241172B4 (en) | 2002-09-05 | 2002-09-05 | Semiconductor memory with vertical memory transistors and method for its production |
PCT/EP2003/009295 WO2004023562A1 (en) | 2002-09-05 | 2003-08-21 | Semiconductor memory with vertical memory transistors and method for production thereof |
Publications (1)
Publication Number | Publication Date |
---|---|
EP1535345A1 true EP1535345A1 (en) | 2005-06-01 |
Family
ID=31724386
Family Applications (1)
Application Number | Title | Priority Date | Filing Date |
---|---|---|---|
EP03747922A Withdrawn EP1535345A1 (en) | 2002-09-05 | 2003-08-21 | Semiconductor memory with vertical memory transistors and method for production thereof |
Country Status (6)
Country | Link |
---|---|
US (1) | US7265413B2 (en) |
EP (1) | EP1535345A1 (en) |
AU (1) | AU2003267005A1 (en) |
DE (1) | DE10241172B4 (en) |
TW (1) | TWI239639B (en) |
WO (1) | WO2004023562A1 (en) |
Families Citing this family (3)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
JP2005268418A (en) | 2004-03-17 | 2005-09-29 | Fujio Masuoka | Semiconductor memory and method for manufacturing the same |
US7880232B2 (en) * | 2006-11-01 | 2011-02-01 | Micron Technology, Inc. | Processes and apparatus having a semiconductor fin |
US8866214B2 (en) * | 2011-10-12 | 2014-10-21 | International Business Machines Corporation | Vertical transistor having an asymmetric gate |
Family Cites Families (12)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
US5379255A (en) * | 1992-12-14 | 1995-01-03 | Texas Instruments Incorporated | Three dimensional famos memory devices and methods of fabricating |
JPH07235649A (en) * | 1994-02-25 | 1995-09-05 | Toshiba Corp | Manufacture of non-volatile semiconductor storage device |
US5414287A (en) * | 1994-04-25 | 1995-05-09 | United Microelectronics Corporation | Process for high density split-gate memory cell for flash or EPROM |
JPH08162547A (en) * | 1994-11-30 | 1996-06-21 | Toshiba Corp | Semiconductor memory |
DE19600307C1 (en) * | 1996-01-05 | 1998-01-08 | Siemens Ag | Highly integrated semiconductor memory and method for producing the semiconductor memory |
DE19600423C2 (en) * | 1996-01-08 | 2001-07-05 | Siemens Ag | Electrically programmable memory cell arrangement and method for its production |
DE19631147C2 (en) * | 1996-08-01 | 2001-08-09 | Siemens Ag | Non-volatile memory cell |
US5780341A (en) * | 1996-12-06 | 1998-07-14 | Halo Lsi Design & Device Technology, Inc. | Low voltage EEPROM/NVRAM transistors and making method |
US6768165B1 (en) | 1997-08-01 | 2004-07-27 | Saifun Semiconductors Ltd. | Two bit non-volatile electrically erasable and programmable semiconductor memory cell utilizing asymmetrical charge trapping |
US6204529B1 (en) * | 1999-08-27 | 2001-03-20 | Hsing Lan Lung | 8 bit per cell non-volatile semiconductor memory structure utilizing trench technology and dielectric floating gate |
EP1341239B1 (en) * | 2002-02-27 | 2015-04-01 | Infineon Technologies AG | Charge trapping transistor |
US6853587B2 (en) | 2002-06-21 | 2005-02-08 | Micron Technology, Inc. | Vertical NROM having a storage density of 1 bit per 1F2 |
-
2002
- 2002-09-05 DE DE10241172A patent/DE10241172B4/en not_active Expired - Fee Related
-
2003
- 2003-08-21 AU AU2003267005A patent/AU2003267005A1/en not_active Abandoned
- 2003-08-21 WO PCT/EP2003/009295 patent/WO2004023562A1/en not_active Application Discontinuation
- 2003-08-21 EP EP03747922A patent/EP1535345A1/en not_active Withdrawn
- 2003-08-25 TW TW092123330A patent/TWI239639B/en not_active IP Right Cessation
-
2005
- 2005-03-05 US US11/073,205 patent/US7265413B2/en not_active Expired - Fee Related
Non-Patent Citations (1)
Title |
---|
See references of WO2004023562A1 * |
Also Published As
Publication number | Publication date |
---|---|
AU2003267005A1 (en) | 2004-03-29 |
TW200405558A (en) | 2004-04-01 |
DE10241172B4 (en) | 2008-01-10 |
WO2004023562A1 (en) | 2004-03-18 |
DE10241172A1 (en) | 2004-03-18 |
TWI239639B (en) | 2005-09-11 |
US20050199942A1 (en) | 2005-09-15 |
US7265413B2 (en) | 2007-09-04 |
Similar Documents
Publication | Publication Date | Title |
---|---|---|
DE102004060171B4 (en) | Charge-trapping memory cell and its manufacturing process | |
DE10129958B4 (en) | Memory cell arrangement and manufacturing method | |
DE102005014507B4 (en) | Semiconductor memory with charge trapping memory cells and its manufacturing method | |
DE102013111011B4 (en) | Method for producing a memory cell with a charge storage cell structure and method for producing a memory cell arrangement with a charge storage cell structure | |
DE112006000208B4 (en) | Memory device with trapezoidal bitlines and method of making the same, and array of memory elements | |
DE10110150A1 (en) | Method for producing metallic bit lines for memory cell arrays, method for producing memory cell arrays and memory cell array | |
DE102004006505B4 (en) | Charge trapping memory cell and manufacturing process | |
DE10036911A1 (en) | Multi-bit memory cell and manufacturing method | |
DE10039441A1 (en) | Memory cell, memory cell arrangement and manufacturing method | |
DE112017006252T5 (en) | Split-gate flash cell formed on cut-out substrate | |
EP1535335B1 (en) | Semiconductor memory with vertical memory transistors in a cell field arrangement with 1 - 2f² cells | |
DE19747776A1 (en) | Semiconductor memory with stacked gate structure | |
DE10221884A1 (en) | Production of a layer arrangement comprises forming a laterally limited first layer sequence on a first surface region of a substrate and a second laterally limited second layer | |
EP1514304B1 (en) | Method for the production of an nrom memory cell arrangement | |
DE102005048197B3 (en) | Semiconductor memory device with buried bit lines and self-aligning bit line contacts and its manufacturing method | |
WO2004107435A1 (en) | Nrom semiconductor memory device and production method | |
EP1518277B1 (en) | Method for the production of an nrom memory cell field | |
DE10241172B4 (en) | Semiconductor memory with vertical memory transistors and method for its production | |
EP1512179A1 (en) | Method for producing nrom-memory cells with trench transistors | |
DE102004045773B4 (en) | Semiconductor device with dielectric layer sequence and manufacturing method | |
DE10356476B3 (en) | Method for producing a semiconductor structure | |
DE112013005967T5 (en) | Use of removable gate cover to form transistors and split gate charge trapping memory cells | |
DE102004052910B4 (en) | Method for producing charge-trapping memory cells | |
DE10240429A1 (en) | Production of a semiconductor structure used in the production of planar logic transistors comprises applying gate stacks onto a gate dielectric over a semiconductor substrate, implanting a dopant, and forming a side wall oxide | |
DE102019108510A1 (en) | Flash memory with improved gate structure and method for its production |
Legal Events
Date | Code | Title | Description |
---|---|---|---|
PUAI | Public reference made under article 153(3) epc to a published international application that has entered the european phase |
Free format text: ORIGINAL CODE: 0009012 |
|
17P | Request for examination filed |
Effective date: 20050303 |
|
AK | Designated contracting states |
Kind code of ref document: A1 Designated state(s): AT BE BG CH CY CZ DE DK EE ES FI FR GB GR HU IE IT LI LU MC NL PT RO SE SI SK TR |
|
AX | Request for extension of the european patent |
Extension state: AL LT LV MK |
|
DAX | Request for extension of the european patent (deleted) | ||
RBV | Designated contracting states (corrected) |
Designated state(s): DE FR GB IE IT NL |
|
RIN1 | Information on inventor provided before grant (corrected) |
Inventor name: SPECHT, MICHAEL Inventor name: SCHULZ, THOMAS Inventor name: LUYKEN, RICHARD, JOHANNES Inventor name: LANDGRAF, ERHARD Inventor name: HOFMANN, FRANZ |
|
RIN1 | Information on inventor provided before grant (corrected) |
Inventor name: SPECHT, MICHAEL Inventor name: SCHULZ, THOMAS Inventor name: LUYKEN, RICHARD, JOHANNES Inventor name: LANDGRAF, ERHARD Inventor name: HOFMANN, FRANZ |
|
17Q | First examination report despatched |
Effective date: 20080708 |
|
GRAP | Despatch of communication of intention to grant a patent |
Free format text: ORIGINAL CODE: EPIDOSNIGR1 |
|
STAA | Information on the status of an ep patent application or granted ep patent |
Free format text: STATUS: THE APPLICATION IS DEEMED TO BE WITHDRAWN |
|
18D | Application deemed to be withdrawn |
Effective date: 20090526 |