EP1428366A1 - Procede et dispositif de recuperation du decalage de la porteuse par resolution multiple - Google Patents

Procede et dispositif de recuperation du decalage de la porteuse par resolution multiple

Info

Publication number
EP1428366A1
EP1428366A1 EP02762168A EP02762168A EP1428366A1 EP 1428366 A1 EP1428366 A1 EP 1428366A1 EP 02762168 A EP02762168 A EP 02762168A EP 02762168 A EP02762168 A EP 02762168A EP 1428366 A1 EP1428366 A1 EP 1428366A1
Authority
EP
European Patent Office
Prior art keywords
carrier offset
sequence
carrier
period
offset
Prior art date
Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
Withdrawn
Application number
EP02762168A
Other languages
German (de)
English (en)
Inventor
Octavian V. Sarca
Current Assignee (The listed assignees may be inaccurate. Google has not performed a legal analysis and makes no representation or warranty as to the accuracy of the list.)
Redline Communications Inc
Original Assignee
Redline Communications Inc
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by Redline Communications Inc filed Critical Redline Communications Inc
Publication of EP1428366A1 publication Critical patent/EP1428366A1/fr
Withdrawn legal-status Critical Current

Links

Classifications

    • H—ELECTRICITY
    • H04—ELECTRIC COMMUNICATION TECHNIQUE
    • H04L—TRANSMISSION OF DIGITAL INFORMATION, e.g. TELEGRAPHIC COMMUNICATION
    • H04L27/00—Modulated-carrier systems
    • H04L27/0014—Carrier regulation
    • H—ELECTRICITY
    • H04—ELECTRIC COMMUNICATION TECHNIQUE
    • H04L—TRANSMISSION OF DIGITAL INFORMATION, e.g. TELEGRAPHIC COMMUNICATION
    • H04L27/00—Modulated-carrier systems
    • H04L27/0014—Carrier regulation
    • H04L2027/0044—Control loops for carrier regulation
    • H04L2027/0046—Open loops
    • H—ELECTRICITY
    • H04—ELECTRIC COMMUNICATION TECHNIQUE
    • H04L—TRANSMISSION OF DIGITAL INFORMATION, e.g. TELEGRAPHIC COMMUNICATION
    • H04L27/00—Modulated-carrier systems
    • H04L27/0014—Carrier regulation
    • H04L2027/0083—Signalling arrangements
    • H04L2027/0089—In-band signals
    • H04L2027/0093—Intermittant signals
    • H04L2027/0095—Intermittant signals in a preamble or similar structure

Definitions

  • the present invention relates to wireless communications systems and is particularly concerned with carrier offset recovery.
  • DSP digital signal processing
  • a numerically controlled oscillator (NCO) 18 is the digital equivalent of the voltage-controlled oscillator (VCO) in analog receivers with numeric input and output.
  • the digital signal is first analyzed to detect the carrier offset 14, which is the difference between the transmitter carrier frequency and the receiver carrier frequency. Then, the offset is compensated using the numerical controlled oscillator (NCO) 18 and a complex multiplier (MUL) 16.
  • the NCO input is the desired frequency expressed as a fraction of the sampling rate. The number is typically represented as a fractional signed integer.
  • the NCO output is typically a complex (quadrature) digital signal representing a sine wave with the desired frequency (either positive or negative).
  • the transmitter appends a short training sequence at the beginning of each transmission, often called preamble.
  • a short training sequence often called preamble.
  • Many systems use periodic (repetitive) sequences as preambles because they can be easily generated and detected.
  • x(i+M) x(i)
  • x(i)
  • x* denotes the complex conjugate of x.
  • x 0 (i)-x 0 *(i-k-M) x(i)-exp(j-2- ⁇ -i-f 0 Fs/fcLi )-x*(i-k-M)-exp(-j-2- ⁇ - (i-k-M)-fo F s/fcL )
  • Fig. 2 illustrates the carrier offset recovery circuit that is typically used with preambles based on a repetitive sequence.
  • the carrier offset recovery circuit of Fig. 2 shows detail of the carrier offset detection block 14.
  • the 14 includes a second multiplier 20 coupled to the input 12 and a first delay 22 coupled between the input and of the multiplier.
  • the output of second multiplier 20 is connected to a positive input to an adder 24 having a second positive input and in negative input.
  • a second delay 26 is coupled from the output of second multiplier 20 to the second positive input of the adder 24.
  • the output of adder 24 is applied to first register 28 whose output is applied to an angle block 30, a max detect block 36 and the negative input of the adder 24.
  • the output of angle block 30 is applied to a division block 32 whose output is applied to second register 34 latched by the output of max detect block 36.
  • the second register 34 has its output applied to the NCO 18.
  • DELI 22 and DEL2 26 are first-in-first-out (FIFO) delays of M samples.
  • DELI 22 with the multiplier MUL2 20 compute the product x 0 (i)-x 0 *(i-M) while the adder SUM 24, the delay DEL2 26 and the register REG1 28 integrate the product over a running M- sample window to obtain the correlation function.
  • the divider is a shift register that right shifts the input word with m bits.
  • the maximum detection MAX 30 is used to enable writing the result of the division into the register REG2 34.
  • REG2 34 is updated only once for every preamble.
  • the value in REG2 34 is used then by the NCO 18 to correct the carrier frequency offset by multiplying (in MUL2 20) the input data with exp(-j-2- ⁇ -i-foFs/fcL ⁇ )-
  • the present invention provides a method and apparatus that allows digital carrier offset recovery to achieve both range and precision. Accordingly the present invention provides a method that uses two or more repetitive sequences with different periods. As shown below, the sequences need not to be different, but different period sizes can be derived from the same sequence. However, the apparatus used to extract these sequences will be different. The description of the method and apparatus focuses first on the case of two sequences and then extends to multiple sequences.
  • a method of carrier offset recovery comprising the steps of: determining a first carrier offset factor from a first sequence; determining a second carrier offset factor from a second sequence, different from the first; and deriving a carrier offset correction in dependence upon the first and second carrier offset factors.
  • an apparatus for carrier offset recovery comprising: means for determining a first carrier offset factor from a first sequence; means for determining a second carrier offset factor from a second sequence, different from the first; and means for deriviing a carrier offset correction in dependence upon the first and second carrier offset factors.
  • Fig. 1 illustrates a known canier offset recovery circuit
  • Fig. 2 illustrates a known carrier offset recovery circuit of Fig. 1 with further detail of the carrier offset detection block
  • Fig. 3 illustrates a carrier offset recovery circuit in accordance with an embodiment of the present invention.
  • Fig. 4 illustrates the enor correction block of Fig. 3 in further detail.
  • the carrier offset recovery circuit 100 of Fig. 3 includes an input 102, a carrier offset recovery circuit 104, a multiplier 106 and a numerical controlled oscillator NCO 108.
  • the carrier offset recovery circuits 104 includes a second multiplier 110 connected to input 102, a first chain delay 112 having delay blocks 112 a and 112b coupled in series between input 102 and a first switch 116 at a first terminal with the first delay 112 also directly connected to the other terminal of first switch 116.
  • the output of the first switch 116 is applied to the second multiplier 110.
  • the output of the second multiplier 110 is applied to a positive input of an adder 120 having a second positive input and a negative input.
  • a second delay chain 122 includes delays 122a and 122b connected from the multiplier 110 to a second switch 126 at a first terminal. Delay 122a is connected to a second terminal of second switch 126 whose output is connected to the second positive input of adder 120.
  • the output of adder 120 is applied to register 128.
  • the output of register 128 is input to an angle block 130 and a max detect block 136.
  • the outputs of angle block 130 and max detect block 136 are applied to an error correction block 132, the output of which is applied to the NCO 108.
  • Each of the M-sample delays 112 and 122 are divided into one delay 112a and 122a of N samples (DELI a and DEL2a) and one delay 112b and 122b of M-N samples (DELlb and DEL2b).
  • Two switches 116 and 126 (SW1 and SW2) are introduced to select between N-sample and M-sample delays.
  • Fig. 3 shows the circuit for carrier offset recovery with dual-resolution. When compared to circuit in Fig. 2 this circuit has little added complexity.
  • the circuit operation is divided into two stages, one for the short sequence and one for the long sequence.
  • the switches are configured to use N- sample delays 112a and 122a.
  • the computed angle from angle block 130 is loaded into the error correction block 132, which divides the angle by N and outputs it to the NCO 108.
  • N is the period of the short sequence and thus it provides the maximum range for carrier offset recovery.
  • the switches 116 and 126 are toggled to provide M-sample delays 112b and 122b.
  • MAX detects 136 detects the maximum
  • the angle computed by block 130 is loaded into the error correction block 132.
  • the error correction block 132 combines the results of the two offset estimations to provide an accurate and wide-range offset.
  • the result is output to the NCO 108.
  • the system operates similarly to a successive approximation analog to digital converter, where the first stage gives an approximate result, then the second gives a better approximation, and so on.
  • the error correction block 132 includes a first plurality of inputs 140
  • the error correction block 132 includes a subtractor 150, an increment by one 152, an adder 154, MUX 156, and a register 158.
  • the subtractor 150 has a second plurality of positive inputs 160 and a first plurality of negative inputs 162.
  • the plurality outputs 142 and the plurality of inputs 140 coupled thereto, respectively.
  • a third plurality of outputs of subtracters 150 are applied as input to the increment by one block 152 whose outputs are applied to the adder 154.
  • the inputs 140 are also applied to the adder 154.
  • the outputs of adder 154 are applied as inputs to the mux 156 along with the first plurality of inputs.
  • the second plurality of the inputs from the mux 156 are applied to the register 158.
  • the outputs of register 158 are applied to the output 142.
  • a key part of the operation of the carrier offset recovery with dual-resolution is the error correction circuit 132 (ERCOR), which combines the range from one offset estimation with the precision of the second.
  • A(0) is the least significant bit (LSB) and A(k-l) is the most significant bit (MSB).
  • O(0) is the LSB and O(m+k-l) is the MSB.
  • the error correction circuit 132 consists in one substractor (SUBS) 150, one incrementer (INC) 152, one adder (ADD) 154, one multiplexer (MUX) 156 and one register (REG) 158.
  • SUBS substractor
  • IRC incrementer
  • ADD adder
  • MUX multiplexer
  • REG register
  • the MUX 156 is configured to input la.
  • the MUX 156 is configured to input lb.
  • the new angle value and the previous frequency estimate are combined in SUBS 150 and INC 152 to produce the correction term.
  • the correction term is finally added in ADD 154 to the new angle value to provide the new frequency offset estimate.
  • switches 116 and 126 (SW1 and SW2) would have three positions instead of two and MAX will have to detect three maximums.
  • MUX 156 would have three inputs instead of two.
  • SUBS, INC and ADD would be doubled: one branch would combine the result from the P-sample and N-sample angle estimates and the other branch will combine this intermediate result with the M-sample angle estimate.

Landscapes

  • Engineering & Computer Science (AREA)
  • Computer Networks & Wireless Communication (AREA)
  • Signal Processing (AREA)
  • Digital Transmission Methods That Use Modulated Carrier Waves (AREA)

Abstract

Procédé et dispositif de récupération du décalage de la porteuse utilisant une séquence double qui présente une période N=2n, inférieure à une deuxième séquence de période M=2m. Le dispositif comprend un circuit correcteur d'erreurs combinant la plage d'une estimation de décalage d'une séquence et la précision de l'autre séquence. Pour obtenir une très grande plage de décalage de la porteuse, on peut employer un ou deux étages supplémentaires. Par exemple, on peut utiliser une séquence présentant une période P=2p échantillons, dans laquelle P<N. Une estimation du décalage est d'abord mise en oeuvre sur la séquence d'échantillon P, ensuite sur l'échantillon N, et finalement sur la séquence d'échantillon M.
EP02762168A 2001-09-13 2002-09-12 Procede et dispositif de recuperation du decalage de la porteuse par resolution multiple Withdrawn EP1428366A1 (fr)

Applications Claiming Priority (3)

Application Number Priority Date Filing Date Title
US31863101P 2001-09-13 2001-09-13
US318631P 2001-09-13
PCT/CA2002/001390 WO2003024042A1 (fr) 2001-09-13 2002-09-12 Procede et dispositif de recuperation du decalage de la porteuse par resolution multiple

Publications (1)

Publication Number Publication Date
EP1428366A1 true EP1428366A1 (fr) 2004-06-16

Family

ID=23238964

Family Applications (1)

Application Number Title Priority Date Filing Date
EP02762168A Withdrawn EP1428366A1 (fr) 2001-09-13 2002-09-12 Procede et dispositif de recuperation du decalage de la porteuse par resolution multiple

Country Status (2)

Country Link
EP (1) EP1428366A1 (fr)
WO (1) WO2003024042A1 (fr)

Families Citing this family (1)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
CN1622653A (zh) * 2003-11-28 2005-06-01 皇家飞利浦电子股份有限公司 一种用于对td－scdma系统下行链路进行频率估测的装置和方法

Family Cites Families (4)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
IT1244206B (it) * 1990-12-19 1994-07-08 Telettra Spa Sistema e circuito per la stima della frequenza di portante di un segnale
EP0674412B1 (fr) * 1994-03-25 2004-07-14 Samsung Electronics Co., Ltd. Procédé et appareil pour la régulation automatique de la fréquence
GB2344493A (en) * 1998-09-12 2000-06-07 Roke Manor Research Automatic frequency correction
US6628926B1 (en) * 2000-10-11 2003-09-30 Nokia Networks Oy Method for automatic frequency control

Non-Patent Citations (1)

* Cited by examiner, † Cited by third party
Title
See references of WO03024042A1 *

Also Published As

Publication number Publication date
WO2003024042A1 (fr) 2003-03-20

Similar Documents

Publication Publication Date Title
US5422917A (en) Frequency offset estimation using the phase rotation of channel estimates
EP1530858B1 (fr) Procede et dispositif de detection de trame et synchroniseur
AU682336B2 (en) PSK demodulator
US7239675B2 (en) GFSK receiver
CA2371891C (fr) Dispositif de recuperation temporelle et demodulateur utilisant ce dispositif
US5491724A (en) Mean phase predictor for maximum a posteriori demodulator
JP2004215022A (ja) スペクトル拡散受信装置
EP1173933A1 (fr) Systeme et procede de mise en pratique d&#39;une synchronisation temporelle dans un systeme amcr a large bande en presence d&#39;erreurs en frequences initiales
KR102341875B1 (ko) 송신기 및 수신기와 해당 방법들
KR20010007583A (ko) 방송 신호용 수신기
EP1484880B1 (fr) Dispositif de démodulation et procédé de démodulation pour la communication numerique sans fil
US5062123A (en) Kalman predictor for providing a relatively noise free indication of the phase of a carrier laden with noise
CN101116257B (zh) 用于确定相关值的设备和方法
US5103465A (en) Symbol synchronization circuit
US6973142B2 (en) Timing synchronization for M-DPSK channels
EP1428366A1 (fr) Procede et dispositif de recuperation du decalage de la porteuse par resolution multiple
KR100534592B1 (ko) 디지털 통신 시스템의 수신 장치 및 그 방법
US7289589B2 (en) Maximum likelihood bit synchronizer and data detector
JP3103014B2 (ja) 受信機
US6580764B1 (en) Channel characteristics estimation apparatus
US6839381B1 (en) Method and apparatus for coherent detection in a telecommunications system
EP1398889A1 (fr) Détecteur d&#39;erreur de fréquence et combineur en diversité dans le récepteur d&#39;un système de radiocommunication mobile
WO2001071967A2 (fr) Reducteur de vitesse d&#39;echantillonnage asynchrone parallele
US20010055349A1 (en) Clock recovery circuit
JP2963431B1 (ja) Ｏｆｄｍ信号同期装置

Legal Events

Date Code Title Description
PUAI Public reference made under article 153(3) epc to a published international application that has entered the european phase

Free format text: ORIGINAL CODE: 0009012

17P Request for examination filed

Effective date: 20040413

AK Designated contracting states

Kind code of ref document: A1

Designated state(s): AT BE BG CH CY CZ DE DK EE ES FI FR GB GR IE IT LI LU MC NL PT SE SK TR

AX Request for extension of the european patent

Extension state: AL LT LV MK RO SI

17Q First examination report despatched

Effective date: 20040727

STAA Information on the status of an ep patent application or granted ep patent

Free format text: STATUS: THE APPLICATION IS DEEMED TO BE WITHDRAWN

18D Application deemed to be withdrawn

Effective date: 20050208