EP1428248A2 - Self-aligned transistor and diode toplogies in silicon carbide through the use of selective epitaxy or selective implantation - Google Patents
Self-aligned transistor and diode toplogies in silicon carbide through the use of selective epitaxy or selective implantationInfo
- Publication number
- EP1428248A2 EP1428248A2 EP02806537A EP02806537A EP1428248A2 EP 1428248 A2 EP1428248 A2 EP 1428248A2 EP 02806537 A EP02806537 A EP 02806537A EP 02806537 A EP02806537 A EP 02806537A EP 1428248 A2 EP1428248 A2 EP 1428248A2
- Authority
- EP
- European Patent Office
- Prior art keywords
- sic
- layer
- conductivity type
- regions
- mask
- Prior art date
- Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
- Granted
Links
- 229910010271 silicon carbide Inorganic materials 0.000 title claims description 166
- HBMJWWWQQXIZIP-UHFFFAOYSA-N silicon carbide Chemical compound [Si+]#[C-] HBMJWWWQQXIZIP-UHFFFAOYSA-N 0.000 title claims description 161
- 238000000407 epitaxy Methods 0.000 title description 8
- 238000002513 implantation Methods 0.000 title description 4
- 238000000034 method Methods 0.000 claims abstract description 59
- 238000004519 manufacturing process Methods 0.000 claims abstract description 31
- 238000005530 etching Methods 0.000 claims abstract description 20
- 238000005468 ion implantation Methods 0.000 claims abstract description 14
- 230000006698 induction Effects 0.000 claims abstract description 13
- 230000003068 static effect Effects 0.000 claims abstract description 13
- 239000000758 substrate Substances 0.000 claims description 50
- 239000004065 semiconductor Substances 0.000 claims description 31
- 238000000151 deposition Methods 0.000 claims description 12
- 150000002500 ions Chemical class 0.000 claims description 3
- 230000008569 process Effects 0.000 abstract description 16
- 239000000463 material Substances 0.000 description 19
- 229910052751 metal Inorganic materials 0.000 description 9
- 239000002184 metal Substances 0.000 description 9
- 239000002019 doping agent Substances 0.000 description 8
- 230000004888 barrier function Effects 0.000 description 6
- 238000012545 processing Methods 0.000 description 6
- 238000000137 annealing Methods 0.000 description 5
- 229910000838 Al alloy Inorganic materials 0.000 description 4
- IJGRMHOSHXDMSA-UHFFFAOYSA-N Atomic nitrogen Chemical compound N#N IJGRMHOSHXDMSA-UHFFFAOYSA-N 0.000 description 4
- 229910001069 Ti alloy Inorganic materials 0.000 description 4
- 239000007943 implant Substances 0.000 description 4
- 238000001020 plasma etching Methods 0.000 description 4
- 229910052710 silicon Inorganic materials 0.000 description 4
- 239000010703 silicon Substances 0.000 description 4
- ZOKXTWBITQBERF-UHFFFAOYSA-N Molybdenum Chemical compound [Mo] ZOKXTWBITQBERF-UHFFFAOYSA-N 0.000 description 3
- 229910052782 aluminium Inorganic materials 0.000 description 3
- XAGFODPZIPBFFR-UHFFFAOYSA-N aluminium Chemical compound [Al] XAGFODPZIPBFFR-UHFFFAOYSA-N 0.000 description 3
- 230000015572 biosynthetic process Effects 0.000 description 3
- PMHQVHHXPFUNSP-UHFFFAOYSA-M copper(1+);methylsulfanylmethane;bromide Chemical compound Br[Cu].CSC PMHQVHHXPFUNSP-UHFFFAOYSA-M 0.000 description 3
- 230000008021 deposition Effects 0.000 description 3
- 238000011161 development Methods 0.000 description 3
- 229910052750 molybdenum Inorganic materials 0.000 description 3
- 239000011733 molybdenum Substances 0.000 description 3
- 230000003647 oxidation Effects 0.000 description 3
- 238000007254 oxidation reaction Methods 0.000 description 3
- 239000010936 titanium Substances 0.000 description 3
- 230000015556 catabolic process Effects 0.000 description 2
- 230000005684 electric field Effects 0.000 description 2
- 238000005516 engineering process Methods 0.000 description 2
- 238000011065 in-situ storage Methods 0.000 description 2
- 229910003465 moissanite Inorganic materials 0.000 description 2
- 229910052757 nitrogen Inorganic materials 0.000 description 2
- 239000007787 solid Substances 0.000 description 2
- ZOXJGFHDIHLPTG-UHFFFAOYSA-N Boron Chemical compound [B] ZOXJGFHDIHLPTG-UHFFFAOYSA-N 0.000 description 1
- OKTJSMMVPCPJKN-UHFFFAOYSA-N Carbon Chemical compound [C] OKTJSMMVPCPJKN-UHFFFAOYSA-N 0.000 description 1
- 206010010144 Completed suicide Diseases 0.000 description 1
- 229910052581 Si3N4 Inorganic materials 0.000 description 1
- RTAQQCXQSZGOHL-UHFFFAOYSA-N Titanium Chemical compound [Ti] RTAQQCXQSZGOHL-UHFFFAOYSA-N 0.000 description 1
- 230000004913 activation Effects 0.000 description 1
- UQZIWOQVLUASCR-UHFFFAOYSA-N alumane;titanium Chemical compound [AlH3].[Ti] UQZIWOQVLUASCR-UHFFFAOYSA-N 0.000 description 1
- 230000000903 blocking effect Effects 0.000 description 1
- 229910052796 boron Inorganic materials 0.000 description 1
- 229910052799 carbon Inorganic materials 0.000 description 1
- 238000006243 chemical reaction Methods 0.000 description 1
- 239000010941 cobalt Substances 0.000 description 1
- 229910017052 cobalt Inorganic materials 0.000 description 1
- GUTLYIVDDKVIGB-UHFFFAOYSA-N cobalt atom Chemical compound [Co] GUTLYIVDDKVIGB-UHFFFAOYSA-N 0.000 description 1
- 230000007423 decrease Effects 0.000 description 1
- 238000013461 design Methods 0.000 description 1
- 230000001627 detrimental effect Effects 0.000 description 1
- 238000010586 diagram Methods 0.000 description 1
- 229910003460 diamond Inorganic materials 0.000 description 1
- 239000010432 diamond Substances 0.000 description 1
- 239000003989 dielectric material Substances 0.000 description 1
- 238000009792 diffusion process Methods 0.000 description 1
- 230000008030 elimination Effects 0.000 description 1
- 238000003379 elimination reaction Methods 0.000 description 1
- 230000008020 evaporation Effects 0.000 description 1
- 238000001704 evaporation Methods 0.000 description 1
- 238000002474 experimental method Methods 0.000 description 1
- BHEPBYXIRTUNPN-UHFFFAOYSA-N hydridophosphorus(.) (triplet) Chemical compound [PH] BHEPBYXIRTUNPN-UHFFFAOYSA-N 0.000 description 1
- 238000010406 interfacial reaction Methods 0.000 description 1
- 239000007791 liquid phase Substances 0.000 description 1
- 238000005259 measurement Methods 0.000 description 1
- 230000007246 mechanism Effects 0.000 description 1
- 239000000155 melt Substances 0.000 description 1
- 150000002739 metals Chemical class 0.000 description 1
- 239000000203 mixture Substances 0.000 description 1
- 238000012986 modification Methods 0.000 description 1
- 230000004048 modification Effects 0.000 description 1
- 229910052758 niobium Inorganic materials 0.000 description 1
- 239000010955 niobium Substances 0.000 description 1
- GUCVJGMIXFAOAE-UHFFFAOYSA-N niobium atom Chemical compound [Nb] GUCVJGMIXFAOAE-UHFFFAOYSA-N 0.000 description 1
- 238000002161 passivation Methods 0.000 description 1
- 238000000059 patterning Methods 0.000 description 1
- 238000000206 photolithography Methods 0.000 description 1
- PDEDQSAFHNADLV-UHFFFAOYSA-M potassium;disodium;dinitrate;nitrite Chemical compound [Na+].[Na+].[K+].[O-]N=O.[O-][N+]([O-])=O.[O-][N+]([O-])=O PDEDQSAFHNADLV-UHFFFAOYSA-M 0.000 description 1
- 229910052702 rhenium Inorganic materials 0.000 description 1
- WUAPFZMCVAUBPE-UHFFFAOYSA-N rhenium atom Chemical compound [Re] WUAPFZMCVAUBPE-UHFFFAOYSA-N 0.000 description 1
- 238000004088 simulation Methods 0.000 description 1
- 239000007790 solid phase Substances 0.000 description 1
- 238000001894 space-charge-limited current method Methods 0.000 description 1
- 125000006850 spacer group Chemical group 0.000 description 1
- 238000004544 sputter deposition Methods 0.000 description 1
- 238000000859 sublimation Methods 0.000 description 1
- 230000008022 sublimation Effects 0.000 description 1
- 229910052719 titanium Inorganic materials 0.000 description 1
- 238000003631 wet chemical etching Methods 0.000 description 1
Classifications
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L29/00—Semiconductor devices specially adapted for rectifying, amplifying, oscillating or switching and having potential barriers; Capacitors or resistors having potential barriers, e.g. a PN-junction depletion layer or carrier concentration layer; Details of semiconductor bodies or of electrodes thereof ; Multistep manufacturing processes therefor
- H01L29/66—Types of semiconductor device ; Multistep manufacturing processes therefor
- H01L29/66007—Multistep manufacturing processes
- H01L29/66053—Multistep manufacturing processes of devices having a semiconductor body comprising crystalline silicon carbide
- H01L29/6606—Multistep manufacturing processes of devices having a semiconductor body comprising crystalline silicon carbide the devices being controllable only by variation of the electric current supplied or the electric potential applied, to one or more of the electrodes carrying the current to be rectified, amplified, oscillated or switched, e.g. two-terminal devices
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L29/00—Semiconductor devices specially adapted for rectifying, amplifying, oscillating or switching and having potential barriers; Capacitors or resistors having potential barriers, e.g. a PN-junction depletion layer or carrier concentration layer; Details of semiconductor bodies or of electrodes thereof ; Multistep manufacturing processes therefor
- H01L29/66—Types of semiconductor device ; Multistep manufacturing processes therefor
- H01L29/66007—Multistep manufacturing processes
- H01L29/66053—Multistep manufacturing processes of devices having a semiconductor body comprising crystalline silicon carbide
- H01L29/66068—Multistep manufacturing processes of devices having a semiconductor body comprising crystalline silicon carbide the devices being controllable only by the electric current supplied or the electric potential applied, to an electrode which does not carry the current to be rectified, amplified or switched, e.g. three-terminal devices
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L29/00—Semiconductor devices specially adapted for rectifying, amplifying, oscillating or switching and having potential barriers; Capacitors or resistors having potential barriers, e.g. a PN-junction depletion layer or carrier concentration layer; Details of semiconductor bodies or of electrodes thereof ; Multistep manufacturing processes therefor
- H01L29/66—Types of semiconductor device ; Multistep manufacturing processes therefor
- H01L29/68—Types of semiconductor device ; Multistep manufacturing processes therefor controllable by only the electric current supplied, or only the electric potential applied, to an electrode which does not carry the current to be rectified, amplified or switched
- H01L29/70—Bipolar devices
- H01L29/72—Transistor-type devices, i.e. able to continuously respond to applied control signals
- H01L29/73—Bipolar junction transistors
- H01L29/732—Vertical transistors
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L29/00—Semiconductor devices specially adapted for rectifying, amplifying, oscillating or switching and having potential barriers; Capacitors or resistors having potential barriers, e.g. a PN-junction depletion layer or carrier concentration layer; Details of semiconductor bodies or of electrodes thereof ; Multistep manufacturing processes therefor
- H01L29/66—Types of semiconductor device ; Multistep manufacturing processes therefor
- H01L29/68—Types of semiconductor device ; Multistep manufacturing processes therefor controllable by only the electric current supplied, or only the electric potential applied, to an electrode which does not carry the current to be rectified, amplified or switched
- H01L29/70—Bipolar devices
- H01L29/72—Transistor-type devices, i.e. able to continuously respond to applied control signals
- H01L29/739—Transistor-type devices, i.e. able to continuously respond to applied control signals controlled by field-effect, e.g. bipolar static induction transistors [BSIT]
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L29/00—Semiconductor devices specially adapted for rectifying, amplifying, oscillating or switching and having potential barriers; Capacitors or resistors having potential barriers, e.g. a PN-junction depletion layer or carrier concentration layer; Details of semiconductor bodies or of electrodes thereof ; Multistep manufacturing processes therefor
- H01L29/66—Types of semiconductor device ; Multistep manufacturing processes therefor
- H01L29/68—Types of semiconductor device ; Multistep manufacturing processes therefor controllable by only the electric current supplied, or only the electric potential applied, to an electrode which does not carry the current to be rectified, amplified or switched
- H01L29/76—Unipolar devices, e.g. field effect transistors
- H01L29/772—Field effect transistors
- H01L29/7722—Field effect transistors using static field induced regions, e.g. SIT, PBT
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L29/00—Semiconductor devices specially adapted for rectifying, amplifying, oscillating or switching and having potential barriers; Capacitors or resistors having potential barriers, e.g. a PN-junction depletion layer or carrier concentration layer; Details of semiconductor bodies or of electrodes thereof ; Multistep manufacturing processes therefor
- H01L29/02—Semiconductor bodies ; Multistep manufacturing processes therefor
- H01L29/12—Semiconductor bodies ; Multistep manufacturing processes therefor characterised by the materials of which they are formed
- H01L29/16—Semiconductor bodies ; Multistep manufacturing processes therefor characterised by the materials of which they are formed including, apart from doping materials or other impurities, only elements of Group IV of the Periodic Table
- H01L29/1608—Silicon carbide
Definitions
- This invention applies to advanced SiC devices for high-speed, high-power
- SIT Static Induction Transistor
- BJT Bipolar Junction Transistor
- the SIT is a vertical MESFET or JFET type device wherein the gates are
- the device characteristics look much like a triode rather than a conventional FET.
- the advantages of using an SIT are a result of its high voltage gain and good impedance characteristics, which result in a high power gain.
- the device performance is further enhanced by the high saturation velocity (e.g., 1.5-2 X that of Si) and high electric field breakdown strength (e.g., 10 X that of Si).
- a silicon carbide Based on SiC's high thermal conductivity and suitability for use at high-temperatures, a silicon carbide
- An SIT can have either PN or Schottky gates. Additionally, current in an SIT is controlled by the electric field applied to the drain and gate regions. Most SIT's in SiC have used Schottky metal gates. See, for example, U.S. Patent Nos. 5,945,701; 5,903,020; 5,807,773; and 5,612,547. See also Henning et al.. "A Novel Self-Aligned Fabrication Process for Microwave Static Induction Transistors in Silicon Carbide," Electron Device Letters, 21, 578-580 ( 2000). Using a Schottky gate in an SIT or MESFET will typically limit the junction temperature to about 250 °C because leakage currents exponentially increase through the Schottky gate with increasing temperature.
- the current-carrying capability of the SIT is highly sensitive to the width of the channel regions, which is set by patterned reactive ion etching (RIE).
- RIE reactive ion etching
- the oxidation of the sidewall can occur up to five times faster than the planar Si-face of the SiC surface, resulting in variations in the channel width which can be difficult to
- the oxide must be selectively removed from the gate
- This selective removal of oxide along the sidewall is a
- the gate metal is typically
- the Schottky Barrier metal is deposited on an etched sidewall of SiC. This etched
- the sidewall is not optimal for Schottky deposition, and results in a lowered barrier. Also, the surface is non-planar resulting in a non-planar space charge region in the
- non-planar etched sidewall is a result of slight variations in the photolithography
- the SiC BJT has been thought to be an attractive device for microwave
- the Al acceptor level is nearly 200 meV from the valence band edge and thus not fully ionized at room temperature.
- the p-type base contact can be difficult to fabricate in SiC because of the large bandgap.
- low-resistivity contacts to p-type SiC have only been formed on heavily doped p-type SiC. The reasons for this can be understood from the thermal equilibrium band diagram of the metal-semiconductor interface (q ⁇ M ⁇ q ⁇ SlC ).
- the Schottky barrier ( ⁇ B ) to majority. carrier transport should be reduced as much as possible to provide for an ohmic contact.
- Crofton et al. Contact resistance measurements on p-type 6H-SiC", Appl. Phys. Lett., 62, 4, 384-386 (1993). The specific contact resistance is a strong function of doping.
- Al melts at approximately 660 °C a 90:10 Al/Ti alloy (by weight) is a mixture of solid and liquid phase at temperatures of 950 to l l50 °C, which are typical anneal temperatures used in the formation of ohmic contacts to SiC. See Crofton, supra. See also N. Lundberg et al.. “Thermally stable Low Ohmic Contacts to P-type 6H-SiC using Cobalt Suicides", Solid St. Elect., 39, II, 1559-1565 (1996); and Crofton et al.. “Titanium and Aluminum-Titanium Ohmic Contacts to P-Type SiC", Solid St. Elect. (1997).
- Al-based contacts can yield exceptionally low specific contact resistances, the contact can suffer from poor reproducibility and aluminum oxidation during annealing (Al 2 O 3 ).
- Al 2 O 3 aluminum oxidation during annealing
- the active region increases the effective intrinsic base resistance, which is detrimental to the high-frequency performance.
- the intrinsic base resistance is already quite
- Forming a thin base can require precise epitaxy or implant control and the thin base
- the bipolar junction transistor comprises a SiC semiconductor substrate layer of a first conductivity type, a SiC drift layer of the first conductivity type disposed on the substrate layer, a SiC base layer of a second conductivity type different than the first conductivity type disposed on the drift layer, and one or more SiC emitter regions of the first conductivity type disposed on the base layer.
- the method according to this aspect of the invention comprises: forming a SiC emitter layer on the base layer, wherein the base layer is disposed on the drift layer and wherein the drift layer is disposed on the substrate layer; positioning a mask on the emitter layer; selectively etching the emitter layer through openings in the mask to form raised emitter regions separated by etched regions; and selectively forming SiC base contact regions in the etched regions through the openings in the mask.
- the silicon carbide bipolar junction transistor comprises a SiC semiconductor substrate layer of a first conductivity type, a SiC drift layer of the first conductivity type disposed on the substrate layer, a SiC base layer of a second conductivity type different than the first conductivity type disposed on the drift layer, and one or more SiC emitter regions of the first conductivity type disposed on the base layer.
- the method according to this aspect of the invention comprises: positioning a mask on the base layer, wherein the base layer is disposed on the drift layer and wherein the drift layer is disposed on the substrate layer; and selectively depositing SiC of the first conductivity type on the base layer through openings in the mask to form the emitter regions.
- the static induction transistor comprises a SiC semiconductor substrate layer of a first conductivity type, a SiC drift layer of the first conductivity type disposed on the substrate layer, a plurality of SiC gate regions of a second
- the method according to this aspect of the invention comprises: forming a source layer of SiC of the first conductivity type on the drift layer,
- drift layer is disposed on the substrate layer; positioning a mask on the
- SiC gate regions in the etched regions through the openings in the mask.
- the semiconductor device comprises a SiC semiconductor substrate layer
- method comprises: positioning a mask on
- the drift layer wherein the drift layer is disposed on the substrate layer; selectively
- the openings in the mask to form the SiC regions of the second conductivity type are the openings in the mask to form the SiC regions of the second conductivity type.
- the semiconductor device comprises a SiC semiconductor substrate layer of a first conductivity type, first and second SiC drift layers of the first conductivity type disposed on the substrate layer, and one or more SiC gate regions of a second conductivity type different than the first conductivity type formed between the first and second drift layers.
- FIGS. 1A-1C illustrate the manufacture of a SiC static induction transistor
- FIGS. 2A-2D illustrate the manufacture of a PN gated SiC static induction
- FIG. 3A-3D illustrate the manufacture of a PN gated SiC static induction transistor (SIT) having quasi self-aligned re-grown gate regions according to the
- FIG. 4A-4C illustrate the manufacture of a SiC bipolar junction transistor (BJT) having quasi self-aligned re-grown base contact regions according to the invention
- FIG. 5A-5C illustrate the manufacture of a SiC bipolar junction transistor (BJT) having quasi self-aligned implanted base contact regions according to the invention
- FIG. 6A-6C illustrate the manufacture of a SiC bipolar junction transistor (BJT) made by selective growth of emitter regions using a mask;
- FIG. 7A-7C illustrate the manufacture of a planar SiC semiconductor device made by etching and selective growth using the same mask
- FIG. 8 shows the cross section of a planar diode made by the method illustrated in FIGS. 7A-7C.
- FIG. 9 shows the cross section of a planar diode having an edge termination structure wherein the diode and the edge termination structure are made by the method illustrated in FIGS . 7A-7C.
- Prior device structures in SiC utilize minimal techniques, if any, for forming self-aligned structures.
- the present inventors have discovered that self- aligned structures can be used to optimize the performance of vertical transistors or thyristors in SiC.
- Self-aligned structures according to the invention can allow for lower manufacturing costs, lower gate resistance, lower gate-to-source and gate-to- drain capacitances, and increased speed and efficiency.
- the vertical transistor design concepts which are disclosed herein do not require the use of ion implantation, which is an expensive process step requiring a subsequent high- temperature anneal.
- a method of making vertical diodes and transistors in SiC uses a mask for selective epitaxial growth or 5 selective ion implantation.
- the mask can be used for etching features in the device prior and the same mask can then be used for selective epitaxial growth or selective ion implantation.
- the gate and base regions of SiC semiconductor devices such as SIT's and BJT'S can be formed in a self-aligned process.
- the gates of an SIT can be formed as buried layers by re-growing an n-type epitaxial layer on top of implanted gate regions and making contact to the implanted or embedded gate regions with vias.
- the gate to source capacitance (C gs ) of the device can be reduced. In this manner, semiconductor
- FIGS. 1 A-IC A method of forming an SIT with buried implanted gate regions according to the invention is illustrated in FIGS. 1 A-IC.
- a SiC drift layer 14 is disposed on a SiC substrate layer 12.
- the substrate layer 12 is typically heavily doped with donor or acceptor atoms.
- SiC substrates are commercially
- the drift layer 14 can be formed by epitaxial growth on the underlying substrate layer 12 wherein dopants are incorporated into the drift layer 14 during growth. According to a preferred embodiment of the invention, the doping level of the drift layer 14 is lower than the doping level of the substrate layer 12. The doping levels
- a mask 16 is then disposed on the exposed surface of the drift layer.
- the mask has openings 18 leaving portions of drift layer 14 exposed. As shown in
- openings 18 in mask 16 allow drift layer 14 to be selectively implanted to
- drift layer is n-type
- p-type regions can be selectively formed
- FIG. lC According to a preferred embodiment of the
- layer 22 will have the same conductivity type as drift layer 14.
- layer 22 preferably has approximately the same doping level as layer 14. Layers 14 and 22 together can form a drift layer 24 having embedded
- regions 20 of a different conductivity type therein regions 20 of a different conductivity type.
- Embedded regions 20 can form a gate for a static induction
- a pn junction SIT can be made by forming one or more source regions of heavily doped SiC of the same conductivity type as the drift layers 14, 22 and
- Source regions (not shown)
- Schottky type SITs can also be made according to the invention by depositing a Schottky contact on the exposed surface of layer 22.
- a drain ohmic contact (not shown) can then be provided on substrate layer
- Source regions can be formed by (e.g., by ion implantation or by epitaxial growth) in the recesses forming the source regions of an SIT.
- source regions can be formed by (e.g., by ion implantation or by epitaxial growth) in the recesses forming the source regions of an SIT.
- source regions can be formed by (e.g., by ion implantation or by epitaxial growth) in the recesses forming the source regions of an SIT.
- source regions can be formed by (e.g., by ion implantation or by epitaxial growth) in the recesses forming the source regions of an SIT.
- source regions can be formed by (e.g., by ion implantation or by epitaxial growth) in the recesses forming the source regions of an SIT.
- source regions can be formed by (e.g., by ion implantation or by epitaxial growth) in the recesses forming the source regions of an SIT.
- source regions
- the gate regions can be grown or formed by ion
- the gate can be grown selectively through the openings
- FIGS. 2A-2D the gate regions according to the invention is illustrated in FIGS. 2A-2D.
- a SiC substrate layer 30 having a drift layer 32 and a source
- a mask 36 is
- source features e.g.,
- the same etch mask 36 can then be used as an implant mask to selectively form gate regions 40 using an
- mask 36 After formation of implanted gate regions 40, mask 36 can be removed and
- drain contact 42 can be disposed on substrate layer 30 as shown in FIG. 2D. Additionally, as also shown in FIG. 2D, gate ohmic contacts 44 can be disposed on
- implanted gate regions 40 and source ohmic contacts 46 can be disposed on
- FIG. 3 As shown in
- raised source features 47 are etched with a mask
- FIG. 3C the same etch mask 36 is then used to selectively grow gate regions 48 in
- the gate regions can be selectively grown, for example, using an epitaxial growth process (e.g., CVD epitaxy).
- an epitaxial growth process e.g., CVD epitaxy
- mask 36 After formation of implanted gate regions 40, mask 36 can be removed and
- drain contact 50 can be disposed on substrate layer 30 as shown in FIG. 3D.
- gate ohmic contacts 52 can be disposed on
- epitaxially grown gate regions 48 and source ohmic contacts 54 can be disposed on
- FIGS. 2D and 3D are both quasi-self-aligned in
- the gate regions are formed (i.e., by implantation or epitaxial growth) through the same etch mask used to form the source features.
- the etch mask according to the invention can be made of molybdenum,
- niobium niobium, rhenium, carbon, aluminum nitride (A1N), or other high-temperature
- Barrier layers between the mask and SiC may be used in the case of metal etch masks to prevent reactions between the metal and SiC materials.
- Exemplary barrier layers include A1N or Si 3 N 4 . According to a preferred embodiment
- the mask is made from molybdenum.
- a SiC bipolar junction transistor can also be made according to the invention.
- a BJT according to the invention preferably has a heavily doped
- a quasi-self-aligned base implant can be made according to the invention
- emitter regions e.g., fingers
- the emitter regions are defined using an etching (e.g.,
- a method of making a SiC BJT having a re-grown base contact region is
- a substrate layer 60 has
- drift layer 62 disposed thereon a drift layer 62, a thin base layer 64 and an emitter layer 66.
- mask 68 is shown positioned on the exposed surface of emitter layer 66.
- emitter regions 70 are shown etched in emitter layer 66 and underlying thin base layer 64 through an opening 72 in mask 68. After etching, a base contact
- the base contact region can be formed by ion implantation as illustrated in FIGS. 5A-5C.
- a SiC BJT having a base contact or extrinsic base region 76 made by ion implantation is shown in FIG. 5C.
- an n+ epi layer can be grown on the
- a p+ epi layer can be grown on
- a thin n-base layer in a pnp device This would allow for one to make contact to the thin base region under the emitter without the need to etch SiC back, and thus possibly etch into or through the thin base region.
- FIG. 6A As shown in FIG. 6A, a substrate layer 80
- drift layer 82 has disposed thereon a drift layer 82, and a thin base layer 84.
- a mask 86 is shown
- emitter regions 88 are shown epitaxially grown on thin base layer 84 through openings 90
- mask 86 can be removed and base contact regions 92
- diodes can be made by selectively etching SiC of a first conductivity type and thereafter selectively re-growing SiC of a different
- FIGS. 7A-7C A method of making a diode by selective etching and epitaxial growth using the same mask is illustrated in FIGS. 7A-7C.
- a drift layer 102 is disposed on a SiC substrate layer 100.
- a mask 104 is also shown positioned on the exposed surface of drift layer 102.
- recesses 106 are shown etched in drift layer 102 through openings 108 in mask 104. After etching, SiC having a conductivity type different than that of drift layer 102 can be
- FIGS. 7A-7C A planar diode made by the method illustrated in FIGS. 7A-7C is shown in FIGS. 7A-7C.
- FIG. 8 The diode shown in FIG. 8 comprises substrate layer 122, drift layer 124
- drift layer 124 drift layer 124.
- a metal contact 120 is shown disposed on substrate layer 122. The
- mask 128 used the etch the recess and selectively re-grow region 126 is also
- the drift layer will comprise a lightly doped SiC material and re-grown region 126 will comprise a
- the drift layer can be an n " SiC material and the re-grown
- the drift region 126 can be a p + SiC material.
- the drift layer can be a p " SiC
- the material and the re-grown region 126 can be an n + SiC material.
- FIG. 8 can be made using an etch mask. Any conventional etch mask
- etching and epitaxial growth can be used.
- exemplary etch mask materials include molybdenum and dielectric materials.
- the method illustrated in FIGS. 7A-7C can be employed to form a single or multiple-zoned region at the edge of a diode or other
- JTE edge termination structure
- a planar edge termination structure for a high voltage SiC device e.g., a diode or BJT
- BJT diode
- FIG. 9 illustrates the cross-section of a planar structure comprising a diode with re-grown guard rings for edge termination.
- a drift layer 132 is
- a metal contact layer 134 is also shown disposed on semiconductor substrate 130.
- a metal contact layer 134 is also shown disposed on semiconductor substrate 130.
- guard rings 138 are shown. As can be seen from FIG. 9, diode region 136 and
- guard rings 138 form a planar structure. That is, the exposed surfaces of drift layer
- guard rings 138 and diode region 136 are exposed surfaces of guard rings 138 and diode region 136.
- Edge termination structures according to the invention can be made without
- Ion-implantation requires a post-implant high temperature annealing process for activation of the dopants.
- annealing process can induce damage in the device by, for example, causing
- Suitable donor materials for doping SiC include nitrogen and phosphorous.
- Nitrogen is a preferred donor material according to the invention. Suitable
- acceptor materials for doping silicon carbide include boron and aluminum.
- Aluminum is a preferred acceptor material.
- the above materials are merely
- any donor or acceptor material which can be doped into silicon carbide can be used according to the invention.
- the doping levels and thicknesses of the various layers of the semiconductor devices according to the invention can be varied to produce a device having desired characteristics for a particular application. Unless otherwise
- n- or p- doped corresponds to dopant concentrations of 5x10 16 atoms*cm "3 or less
- n or p doped corresponds to dopant concentrations
- the drift layer is a
- SiC layer lightly doped with a donor material e.g., n- doped
- SiC heavily doped with a donor material e.g. n+ doped.
- the thin base layer is preferably p- doped, the base contact regions are preferably p+
- the emitter regions are preferably n+ doped.
- the source is preferably n+ doped.
- the gate regions are preferably n+ doped and the gate regions are preferably p or p+ doped.
- Doping of SiC with the dopant is preferably
- the SiC layers can be
- the doped SiC layers according to the invention are formed by
Landscapes
- Engineering & Computer Science (AREA)
- Microelectronics & Electronic Packaging (AREA)
- Power Engineering (AREA)
- Condensed Matter Physics & Semiconductors (AREA)
- General Physics & Mathematics (AREA)
- Physics & Mathematics (AREA)
- Ceramic Engineering (AREA)
- Computer Hardware Design (AREA)
- Chemical & Material Sciences (AREA)
- Crystallography & Structural Chemistry (AREA)
- Manufacturing & Machinery (AREA)
- Bipolar Transistors (AREA)
- Junction Field-Effect Transistors (AREA)
- Metal-Oxide And Bipolar Metal-Oxide Semiconductor Integrated Circuits (AREA)
Abstract
Description
Claims
Applications Claiming Priority (3)
Application Number | Priority Date | Filing Date | Title |
---|---|---|---|
US30442301P | 2001-07-12 | 2001-07-12 | |
US304423P | 2001-07-12 | ||
PCT/US2002/022281 WO2003075319A2 (en) | 2001-07-12 | 2002-07-12 | Self-aligned transistor and diode topologies |
Publications (3)
Publication Number | Publication Date |
---|---|
EP1428248A2 true EP1428248A2 (en) | 2004-06-16 |
EP1428248A4 EP1428248A4 (en) | 2007-03-28 |
EP1428248B1 EP1428248B1 (en) | 2011-11-23 |
Family
ID=27788870
Family Applications (1)
Application Number | Title | Priority Date | Filing Date |
---|---|---|---|
EP02806537A Expired - Lifetime EP1428248B1 (en) | 2001-07-12 | 2002-07-12 | Method of making transistor topologies in silicon carbide through the use of selective epitaxy |
Country Status (6)
Country | Link |
---|---|
US (1) | US6767783B2 (en) |
EP (1) | EP1428248B1 (en) |
JP (2) | JP4234016B2 (en) |
AT (1) | ATE535010T1 (en) |
AU (1) | AU2002367561A1 (en) |
WO (1) | WO2003075319A2 (en) |
Families Citing this family (54)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
US6759308B2 (en) * | 2001-07-10 | 2004-07-06 | Advanced Micro Devices, Inc. | Silicon on insulator field effect transistor with heterojunction gate |
US6955978B1 (en) * | 2001-12-20 | 2005-10-18 | Fairchild Semiconductor Corporation | Uniform contact |
US6982440B2 (en) * | 2002-02-19 | 2006-01-03 | Powersicel, Inc. | Silicon carbide semiconductor devices with a regrown contact layer |
US6815304B2 (en) * | 2002-02-22 | 2004-11-09 | Semisouth Laboratories, Llc | Silicon carbide bipolar junction transistor with overgrown base region |
US6855970B2 (en) * | 2002-03-25 | 2005-02-15 | Kabushiki Kaisha Toshiba | High-breakdown-voltage semiconductor device |
JP2004134547A (en) * | 2002-10-10 | 2004-04-30 | Hitachi Ltd | Semiconductor device |
US7009228B1 (en) * | 2003-03-04 | 2006-03-07 | Lovoltech, Incorporated | Guard ring structure and method for fabricating same |
WO2005088728A1 (en) * | 2004-03-11 | 2005-09-22 | Siemens Aktiengesellschaft | Pn diode based on silicon carbide and method for the production thereof |
US7470967B2 (en) * | 2004-03-12 | 2008-12-30 | Semisouth Laboratories, Inc. | Self-aligned silicon carbide semiconductor devices and methods of making the same |
JP4857527B2 (en) * | 2004-05-24 | 2012-01-18 | 株式会社デンソー | Method for manufacturing silicon carbide semiconductor device |
US7820511B2 (en) * | 2004-07-08 | 2010-10-26 | Semisouth Laboratories, Inc. | Normally-off integrated JFET power switches in wide bandgap semiconductors and methods of making |
WO2007001316A2 (en) * | 2004-07-08 | 2007-01-04 | Semisouth Laboratories, Inc. | Monolithic vertical junction field effect transistor and schottky barrier diode fabricated from silicon carbide and method for fabricating the same |
US20060211210A1 (en) * | 2004-08-27 | 2006-09-21 | Rensselaer Polytechnic Institute | Material for selective deposition and etching |
US7098093B2 (en) * | 2004-09-13 | 2006-08-29 | Northrop Grumman Corporation | HEMT device and method of making |
JP4430531B2 (en) * | 2004-12-28 | 2010-03-10 | 株式会社日立製作所 | Bi-directional isolated DC-DC converter |
JP4915056B2 (en) * | 2005-05-06 | 2012-04-11 | 住友電気工業株式会社 | Manufacturing method of semiconductor device having termination structure |
US20060260956A1 (en) * | 2005-05-23 | 2006-11-23 | Bausch & Lomb Incorporated | Methods for preventing or reducing interaction between packaging materials and polymeric articles contained therein |
JP4961686B2 (en) * | 2005-06-03 | 2012-06-27 | 株式会社デンソー | Semiconductor device |
US20070029573A1 (en) * | 2005-08-08 | 2007-02-08 | Lin Cheng | Vertical-channel junction field-effect transistors having buried gates and methods of making |
KR100638880B1 (en) * | 2005-08-18 | 2006-10-27 | 삼성전기주식회사 | Semiconductor laminated structure and method of manufacturing nitride semiconductor crystal substrate and nitride semiconductor device |
US7304334B2 (en) * | 2005-09-16 | 2007-12-04 | Cree, Inc. | Silicon carbide bipolar junction transistors having epitaxial base regions and multilayer emitters and methods of fabricating the same |
US7404858B2 (en) * | 2005-09-16 | 2008-07-29 | Mississippi State University | Method for epitaxial growth of silicon carbide |
US7314799B2 (en) * | 2005-12-05 | 2008-01-01 | Semisouth Laboratories, Inc. | Self-aligned trench field effect transistors with regrown gates and bipolar junction transistors with regrown base contact regions and methods of making |
US7345310B2 (en) * | 2005-12-22 | 2008-03-18 | Cree, Inc. | Silicon carbide bipolar junction transistors having a silicon carbide passivation layer on the base region thereof |
KR100660724B1 (en) * | 2005-12-29 | 2006-12-21 | 동부일렉트로닉스 주식회사 | Symmetric high voltage device and fabrication method thereof |
DE102006011697B4 (en) * | 2006-03-14 | 2012-01-26 | Infineon Technologies Austria Ag | Integrated semiconductor device assembly and method of making the same |
US20070228505A1 (en) * | 2006-04-04 | 2007-10-04 | Mazzola Michael S | Junction barrier schottky rectifiers having epitaxially grown p+-n junctions and methods of making |
US7977154B2 (en) * | 2006-04-14 | 2011-07-12 | Mississippi State University | Self-aligned methods based on low-temperature selective epitaxial growth for fabricating silicon carbide devices |
CN101473442B (en) * | 2006-06-19 | 2012-07-04 | Ssscip有限公司 | Silicon carbide and related wide-bandgap transistors on semi insulating epitaxy |
US8193537B2 (en) * | 2006-06-19 | 2012-06-05 | Ss Sc Ip, Llc | Optically controlled silicon carbide and related wide-bandgap transistors and thyristors |
US7821015B2 (en) * | 2006-06-19 | 2010-10-26 | Semisouth Laboratories, Inc. | Silicon carbide and related wide-bandgap transistors on semi insulating epitaxy |
JP5140998B2 (en) * | 2006-11-18 | 2013-02-13 | 住友電気工業株式会社 | Wide band gap semiconductor device and method of manufacturing the same |
US7670908B2 (en) * | 2007-01-22 | 2010-03-02 | Alpha & Omega Semiconductor, Ltd. | Configuration of high-voltage semiconductor power device to achieve three dimensional charge coupling |
JP4412335B2 (en) | 2007-02-23 | 2010-02-10 | 株式会社デンソー | Method for manufacturing silicon carbide semiconductor device |
US8254134B2 (en) * | 2007-05-03 | 2012-08-28 | Super Talent Electronics, Inc. | Molded memory card with write protection switch assembly |
US7560325B1 (en) * | 2008-04-14 | 2009-07-14 | Semisouth Laboratories, Inc. | Methods of making lateral junction field effect transistors using selective epitaxial growth |
US8120072B2 (en) | 2008-07-24 | 2012-02-21 | Micron Technology, Inc. | JFET devices with increased barrier height and methods of making same |
US8232585B2 (en) | 2008-07-24 | 2012-07-31 | Micron Technology, Inc. | JFET devices with PIN gate stacks |
US7800196B2 (en) * | 2008-09-30 | 2010-09-21 | Northrop Grumman Systems Corporation | Semiconductor structure with an electric field stop layer for improved edge termination capability |
US8278691B2 (en) | 2008-12-11 | 2012-10-02 | Micron Technology, Inc. | Low power memory device with JFET device structures |
US8481372B2 (en) | 2008-12-11 | 2013-07-09 | Micron Technology, Inc. | JFET device structures and methods for fabricating the same |
US8106487B2 (en) | 2008-12-23 | 2012-01-31 | Pratt & Whitney Rocketdyne, Inc. | Semiconductor device having an inorganic coating layer applied over a junction termination extension |
CA2780459A1 (en) * | 2009-12-08 | 2011-06-16 | Ss Sc Ip, Llc | Methods of making semiconductor devices having implanted sidewalls and devices made thereby |
CN102544076A (en) * | 2010-12-23 | 2012-07-04 | 中国科学院微电子研究所 | Resistive random access memory (RRAM) gated by bipolar transistor, RRAM array and manufacturing method for RRAM |
US9184305B2 (en) * | 2011-08-04 | 2015-11-10 | Avogy, Inc. | Method and system for a GAN vertical JFET utilizing a regrown gate |
US8969912B2 (en) | 2011-08-04 | 2015-03-03 | Avogy, Inc. | Method and system for a GaN vertical JFET utilizing a regrown channel |
US8377754B1 (en) * | 2011-10-10 | 2013-02-19 | International Business Machines Corporation | Stress enhanced junction engineering for latchup SCR |
US8871600B2 (en) | 2011-11-11 | 2014-10-28 | International Business Machines Corporation | Schottky barrier diodes with a guard ring formed by selective epitaxy |
JP2013201190A (en) | 2012-03-23 | 2013-10-03 | Toshiba Corp | Junction field-effect transistor and method of manufacturing the same |
US9209318B2 (en) | 2013-02-20 | 2015-12-08 | Infineon Technologies Austria Ag | Vertical JFET with body diode and device regions disposed in a single compound epitaxial layer |
US9159799B2 (en) * | 2013-04-19 | 2015-10-13 | Avogy, Inc. | Method of fabricating a merged P-N junction and schottky diode with regrown gallium nitride layer |
JP6319151B2 (en) | 2015-03-23 | 2018-05-09 | 豊田合成株式会社 | Semiconductor device and manufacturing method of semiconductor device |
US9871510B1 (en) | 2016-08-24 | 2018-01-16 | Power Integrations, Inc. | Clamp for a hybrid switch |
US11545585B2 (en) | 2020-08-21 | 2023-01-03 | Monolithic Power Systems, Inc. | Single sided channel mesa power junction field effect transistor |
Citations (4)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
US5342795A (en) * | 1992-04-30 | 1994-08-30 | Texas Instruments Incorporated | Method of fabricating power VFET gate-refill |
WO1998058412A1 (en) * | 1997-06-18 | 1998-12-23 | Northrop Grumman Corporation | Silicon carbide static induction transistor structures |
US6218254B1 (en) * | 1999-09-22 | 2001-04-17 | Cree Research, Inc. | Method of fabricating a self-aligned bipolar junction transistor in silicon carbide and resulting devices |
WO2001048809A1 (en) * | 1999-12-24 | 2001-07-05 | Sumitomo Electric Industries, Ltd. | Junction field-effect transistor and method of manufacture thereof |
Family Cites Families (7)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
JP2592287B2 (en) * | 1988-04-06 | 1997-03-19 | 富士通株式会社 | Manufacturing method of bipolar semiconductor device |
JPH03192723A (en) * | 1989-12-21 | 1991-08-22 | Nec Corp | Manufacture of semiconductor element |
JP3214868B2 (en) * | 1991-07-19 | 2001-10-02 | ローム株式会社 | Method for manufacturing heterojunction bipolar transistor |
JPH0730111A (en) * | 1993-07-15 | 1995-01-31 | Hitachi Ltd | Insulated-gate field-effect transistor |
JPH08306700A (en) | 1995-04-27 | 1996-11-22 | Nec Corp | Semiconductor device and its manufacture |
US5859447A (en) * | 1997-05-09 | 1999-01-12 | Yang; Edward S. | Heterojunction bipolar transistor having heterostructure ballasting emitter |
EP1710842B1 (en) | 1999-03-15 | 2008-11-12 | Matsushita Electric Industrial Co., Ltd. | Method for fabricating a bipolar transistor and a MISFET semiconductor device |
-
2002
- 2002-07-12 AU AU2002367561A patent/AU2002367561A1/en not_active Abandoned
- 2002-07-12 EP EP02806537A patent/EP1428248B1/en not_active Expired - Lifetime
- 2002-07-12 US US10/193,108 patent/US6767783B2/en not_active Expired - Lifetime
- 2002-07-12 WO PCT/US2002/022281 patent/WO2003075319A2/en active Application Filing
- 2002-07-12 AT AT02806537T patent/ATE535010T1/en active
- 2002-07-12 JP JP2003573679A patent/JP4234016B2/en not_active Expired - Fee Related
-
2008
- 2008-10-20 JP JP2008269845A patent/JP2009049426A/en active Pending
Patent Citations (4)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
US5342795A (en) * | 1992-04-30 | 1994-08-30 | Texas Instruments Incorporated | Method of fabricating power VFET gate-refill |
WO1998058412A1 (en) * | 1997-06-18 | 1998-12-23 | Northrop Grumman Corporation | Silicon carbide static induction transistor structures |
US6218254B1 (en) * | 1999-09-22 | 2001-04-17 | Cree Research, Inc. | Method of fabricating a self-aligned bipolar junction transistor in silicon carbide and resulting devices |
WO2001048809A1 (en) * | 1999-12-24 | 2001-07-05 | Sumitomo Electric Industries, Ltd. | Junction field-effect transistor and method of manufacture thereof |
Non-Patent Citations (2)
Title |
---|
ESHUN E ET AL: "Homo-epitaxial and selective area growth of 4H and 6H silicon carbide using a resistively heated vertical reactor" WIDE-BANDGAP SEMICONDUCTORS FOR HIGH-POWER, HIGH-FREQUENCY AND HIGH-TEMPERATURE APPLICATIONS - 1999. SYMPOSIUM MATER. RES. SOC WARRENDALE, PA, USA, 1999, pages 173-178, XP008075334 * |
See also references of WO03075319A2 * |
Also Published As
Publication number | Publication date |
---|---|
US20030034495A1 (en) | 2003-02-20 |
EP1428248A4 (en) | 2007-03-28 |
AU2002367561A8 (en) | 2003-09-16 |
AU2002367561A1 (en) | 2003-09-16 |
EP1428248B1 (en) | 2011-11-23 |
WO2003075319A3 (en) | 2004-02-12 |
WO2003075319A2 (en) | 2003-09-12 |
JP2005520322A (en) | 2005-07-07 |
ATE535010T1 (en) | 2011-12-15 |
JP2009049426A (en) | 2009-03-05 |
JP4234016B2 (en) | 2009-03-04 |
US6767783B2 (en) | 2004-07-27 |
Similar Documents
Publication | Publication Date | Title |
---|---|---|
US6767783B2 (en) | Self-aligned transistor and diode topologies in silicon carbide through the use of selective epitaxy or selective implantation | |
US6218254B1 (en) | Method of fabricating a self-aligned bipolar junction transistor in silicon carbide and resulting devices | |
US6329675B2 (en) | Self-aligned bipolar junction silicon carbide transistors | |
US6902964B2 (en) | Methods of fabricating delta doped silicon carbide metal-semiconductor field effect transistors having a gate disposed in a double recess structure | |
US5753938A (en) | Static-induction transistors having heterojunction gates and methods of forming same | |
KR101318041B1 (en) | Self-aligned trench field effect transistors with regrown gates and bipolar junction transistors with regrown base contact regions and methods of making | |
JP4774196B2 (en) | Silicon carbide bipolar junction transistor with grown base region | |
JP2012080123A (en) | Transistor having p-type buried layer under source region and method of manufacturing the same | |
JP2005518672A (en) | Power SiC device with raised guard ring | |
EP0792523A1 (en) | Silicon carbide semiconductor devices having buried silicon carbide conduction barrier layers therein and methods of forming same | |
WO2010148271A2 (en) | Methods of making vertical junction field effect transistors and bipolar junction transistors without ion implantation and devices made therewith | |
WO1998010468A1 (en) | Static induction transistors | |
JP5178988B2 (en) | Method of manufacturing self-aligned bipolar junction transistor in silicon carbide and device made thereby | |
KR100629020B1 (en) | A LATERAL FIELD EFFECT TRANSISTOR OF SiC, A METHOD FOR PRODUCTION THEREOF AND A USE OF SUCH A TRANSISTOR |
Legal Events
Date | Code | Title | Description |
---|---|---|---|
PUAI | Public reference made under article 153(3) epc to a published international application that has entered the european phase |
Free format text: ORIGINAL CODE: 0009012 |
|
17P | Request for examination filed |
Effective date: 20040212 |
|
AK | Designated contracting states |
Kind code of ref document: A2 Designated state(s): AT BE BG CH CY CZ DE DK EE ES FI FR GB GR IE IT LI LU MC NL PT SE SK TR |
|
AX | Request for extension of the european patent |
Extension state: AL LT LV MK RO SI |
|
RIN1 | Information on inventor provided before grant (corrected) |
Inventor name: CARTER, GEOFFREY, E. Inventor name: KOSHKA, YAROSLAV Inventor name: CASADY, JEFFREY, B. Inventor name: MAZZOLA, MICHAEL, S. Inventor name: SANKIN, IGOR |
|
A4 | Supplementary search report drawn up and despatched |
Effective date: 20070227 |
|
RIC1 | Information provided on ipc code assigned before grant |
Ipc: H01L 21/04 20060101AFI20070221BHEP |
|
17Q | First examination report despatched |
Effective date: 20070627 |
|
RAP1 | Party data changed (applicant data changed or rights of an application transferred) |
Owner name: MISSISSIPPI STATE UNIVERSITY |
|
GRAP | Despatch of communication of intention to grant a patent |
Free format text: ORIGINAL CODE: EPIDOSNIGR1 |
|
RTI1 | Title (correction) |
Free format text: METHOD OF MAKING TRANSISTOR TOPOLOGIES IN SILICON CARBIDE THROUGH THE USE OF SELECTIVE EPITAXY |
|
GRAS | Grant fee paid |
Free format text: ORIGINAL CODE: EPIDOSNIGR3 |
|
GRAA | (expected) grant |
Free format text: ORIGINAL CODE: 0009210 |
|
AK | Designated contracting states |
Kind code of ref document: B1 Designated state(s): AT BE BG CH CY CZ DE DK EE ES FI FR GB GR IE IT LI LU MC NL PT SE SK TR |
|
REG | Reference to a national code |
Ref country code: GB Ref legal event code: FG4D |
|
REG | Reference to a national code |
Ref country code: CH Ref legal event code: EP |
|
REG | Reference to a national code |
Ref country code: IE Ref legal event code: FG4D |
|
REG | Reference to a national code |
Ref country code: DE Ref legal event code: R096 Ref document number: 60241634 Country of ref document: DE Effective date: 20120119 |
|
REG | Reference to a national code |
Ref country code: NL Ref legal event code: VDEP Effective date: 20111123 |
|
PG25 | Lapsed in a contracting state [announced via postgrant information from national office to epo] |
Ref country code: GR Free format text: LAPSE BECAUSE OF FAILURE TO SUBMIT A TRANSLATION OF THE DESCRIPTION OR TO PAY THE FEE WITHIN THE PRESCRIBED TIME-LIMIT Effective date: 20120224 Ref country code: BE Free format text: LAPSE BECAUSE OF FAILURE TO SUBMIT A TRANSLATION OF THE DESCRIPTION OR TO PAY THE FEE WITHIN THE PRESCRIBED TIME-LIMIT Effective date: 20111123 Ref country code: PT Free format text: LAPSE BECAUSE OF FAILURE TO SUBMIT A TRANSLATION OF THE DESCRIPTION OR TO PAY THE FEE WITHIN THE PRESCRIBED TIME-LIMIT Effective date: 20120323 Ref country code: SE Free format text: LAPSE BECAUSE OF FAILURE TO SUBMIT A TRANSLATION OF THE DESCRIPTION OR TO PAY THE FEE WITHIN THE PRESCRIBED TIME-LIMIT Effective date: 20111123 Ref country code: NL Free format text: LAPSE BECAUSE OF FAILURE TO SUBMIT A TRANSLATION OF THE DESCRIPTION OR TO PAY THE FEE WITHIN THE PRESCRIBED TIME-LIMIT Effective date: 20111123 |
|
PG25 | Lapsed in a contracting state [announced via postgrant information from national office to epo] |
Ref country code: CY Free format text: LAPSE BECAUSE OF FAILURE TO SUBMIT A TRANSLATION OF THE DESCRIPTION OR TO PAY THE FEE WITHIN THE PRESCRIBED TIME-LIMIT Effective date: 20111123 |
|
PG25 | Lapsed in a contracting state [announced via postgrant information from national office to epo] |
Ref country code: DK Free format text: LAPSE BECAUSE OF FAILURE TO SUBMIT A TRANSLATION OF THE DESCRIPTION OR TO PAY THE FEE WITHIN THE PRESCRIBED TIME-LIMIT Effective date: 20111123 Ref country code: SK Free format text: LAPSE BECAUSE OF FAILURE TO SUBMIT A TRANSLATION OF THE DESCRIPTION OR TO PAY THE FEE WITHIN THE PRESCRIBED TIME-LIMIT Effective date: 20111123 Ref country code: EE Free format text: LAPSE BECAUSE OF FAILURE TO SUBMIT A TRANSLATION OF THE DESCRIPTION OR TO PAY THE FEE WITHIN THE PRESCRIBED TIME-LIMIT Effective date: 20111123 Ref country code: CZ Free format text: LAPSE BECAUSE OF FAILURE TO SUBMIT A TRANSLATION OF THE DESCRIPTION OR TO PAY THE FEE WITHIN THE PRESCRIBED TIME-LIMIT Effective date: 20111123 Ref country code: BG Free format text: LAPSE BECAUSE OF FAILURE TO SUBMIT A TRANSLATION OF THE DESCRIPTION OR TO PAY THE FEE WITHIN THE PRESCRIBED TIME-LIMIT Effective date: 20120223 |
|
PG25 | Lapsed in a contracting state [announced via postgrant information from national office to epo] |
Ref country code: IT Free format text: LAPSE BECAUSE OF FAILURE TO SUBMIT A TRANSLATION OF THE DESCRIPTION OR TO PAY THE FEE WITHIN THE PRESCRIBED TIME-LIMIT Effective date: 20111123 |
|
REG | Reference to a national code |
Ref country code: AT Ref legal event code: MK05 Ref document number: 535010 Country of ref document: AT Kind code of ref document: T Effective date: 20111123 |
|
PLBE | No opposition filed within time limit |
Free format text: ORIGINAL CODE: 0009261 |
|
STAA | Information on the status of an ep patent application or granted ep patent |
Free format text: STATUS: NO OPPOSITION FILED WITHIN TIME LIMIT |
|
26N | No opposition filed |
Effective date: 20120824 |
|
PGFP | Annual fee paid to national office [announced via postgrant information from national office to epo] |
Ref country code: GB Payment date: 20120711 Year of fee payment: 11 |
|
REG | Reference to a national code |
Ref country code: DE Ref legal event code: R097 Ref document number: 60241634 Country of ref document: DE Effective date: 20120824 |
|
PGFP | Annual fee paid to national office [announced via postgrant information from national office to epo] |
Ref country code: DE Payment date: 20120704 Year of fee payment: 11 Ref country code: FR Payment date: 20120719 Year of fee payment: 11 |
|
PG25 | Lapsed in a contracting state [announced via postgrant information from national office to epo] |
Ref country code: AT Free format text: LAPSE BECAUSE OF FAILURE TO SUBMIT A TRANSLATION OF THE DESCRIPTION OR TO PAY THE FEE WITHIN THE PRESCRIBED TIME-LIMIT Effective date: 20111123 |
|
PG25 | Lapsed in a contracting state [announced via postgrant information from national office to epo] |
Ref country code: MC Free format text: LAPSE BECAUSE OF NON-PAYMENT OF DUE FEES Effective date: 20120731 |
|
REG | Reference to a national code |
Ref country code: CH Ref legal event code: PL |
|
PG25 | Lapsed in a contracting state [announced via postgrant information from national office to epo] |
Ref country code: LI Free format text: LAPSE BECAUSE OF NON-PAYMENT OF DUE FEES Effective date: 20120731 Ref country code: ES Free format text: LAPSE BECAUSE OF FAILURE TO SUBMIT A TRANSLATION OF THE DESCRIPTION OR TO PAY THE FEE WITHIN THE PRESCRIBED TIME-LIMIT Effective date: 20120305 Ref country code: CH Free format text: LAPSE BECAUSE OF NON-PAYMENT OF DUE FEES Effective date: 20120731 |
|
REG | Reference to a national code |
Ref country code: IE Ref legal event code: MM4A |
|
PG25 | Lapsed in a contracting state [announced via postgrant information from national office to epo] |
Ref country code: FI Free format text: LAPSE BECAUSE OF FAILURE TO SUBMIT A TRANSLATION OF THE DESCRIPTION OR TO PAY THE FEE WITHIN THE PRESCRIBED TIME-LIMIT Effective date: 20111123 |
|
PG25 | Lapsed in a contracting state [announced via postgrant information from national office to epo] |
Ref country code: IE Free format text: LAPSE BECAUSE OF NON-PAYMENT OF DUE FEES Effective date: 20120712 |
|
GBPC | Gb: european patent ceased through non-payment of renewal fee |
Effective date: 20130712 |
|
REG | Reference to a national code |
Ref country code: FR Ref legal event code: ST Effective date: 20140331 |
|
PG25 | Lapsed in a contracting state [announced via postgrant information from national office to epo] |
Ref country code: GB Free format text: LAPSE BECAUSE OF NON-PAYMENT OF DUE FEES Effective date: 20130712 Ref country code: TR Free format text: LAPSE BECAUSE OF FAILURE TO SUBMIT A TRANSLATION OF THE DESCRIPTION OR TO PAY THE FEE WITHIN THE PRESCRIBED TIME-LIMIT Effective date: 20111123 Ref country code: DE Free format text: LAPSE BECAUSE OF NON-PAYMENT OF DUE FEES Effective date: 20140201 |
|
REG | Reference to a national code |
Ref country code: DE Ref legal event code: R119 Ref document number: 60241634 Country of ref document: DE Effective date: 20140201 |
|
PG25 | Lapsed in a contracting state [announced via postgrant information from national office to epo] |
Ref country code: LU Free format text: LAPSE BECAUSE OF NON-PAYMENT OF DUE FEES Effective date: 20120712 Ref country code: FR Free format text: LAPSE BECAUSE OF NON-PAYMENT OF DUE FEES Effective date: 20130731 |