EP1325372A1 - Carte de circuits imprimes a couches optiques constituees de verre - Google Patents

Carte de circuits imprimes a couches optiques constituees de verre

Info

Publication number
EP1325372A1
EP1325372A1 EP00972622A EP00972622A EP1325372A1 EP 1325372 A1 EP1325372 A1 EP 1325372A1 EP 00972622 A EP00972622 A EP 00972622A EP 00972622 A EP00972622 A EP 00972622A EP 1325372 A1 EP1325372 A1 EP 1325372A1
Authority
EP
European Patent Office
Prior art keywords
optical
conductors
circuit board
printed circuit
glass plate
Prior art date
Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
Withdrawn
Application number
EP00972622A
Other languages
German (de)
English (en)
Inventor
Elmar Griese
Andreas Himmler
Current Assignee (The listed assignees may be inaccurate. Google has not performed a legal analysis and makes no representation or warranty as to the accuracy of the list.)
Siemens AG
Original Assignee
Siemens AG
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by Siemens AG filed Critical Siemens AG
Publication of EP1325372A1 publication Critical patent/EP1325372A1/fr
Withdrawn legal-status Critical Current

Links

Classifications

    • G—PHYSICS
    • G02—OPTICS
    • G02B—OPTICAL ELEMENTS, SYSTEMS OR APPARATUS
    • G02B6/00—Light guides; Structural details of arrangements comprising light guides and other optical elements, e.g. couplings
    • G02B6/24—Coupling light guides
    • G02B6/42—Coupling light guides with opto-electronic elements
    • G02B6/43—Arrangements comprising a plurality of opto-electronic elements and associated optical interconnections
    • G—PHYSICS
    • G02—OPTICS
    • G02B—OPTICAL ELEMENTS, SYSTEMS OR APPARATUS
    • G02B6/00—Light guides; Structural details of arrangements comprising light guides and other optical elements, e.g. couplings
    • H—ELECTRICITY
    • H05—ELECTRIC TECHNIQUES NOT OTHERWISE PROVIDED FOR
    • H05K—PRINTED CIRCUITS; CASINGS OR CONSTRUCTIONAL DETAILS OF ELECTRIC APPARATUS; MANUFACTURE OF ASSEMBLAGES OF ELECTRICAL COMPONENTS
    • H05K1/00—Printed circuits
    • H05K1/02—Details
    • H05K1/0274—Optical details, e.g. printed circuits comprising integral optical means

Definitions

  • the invention relates to printed circuit boards with both electrical and optical conductors.
  • the object of the invention is to provide printed circuit boards with optical layers of glass which are considerably less complex to manufacture, are suitable for printed circuit boards with synthetic resins as supports and avoid the disadvantages mentioned above.
  • the invention solves this problem by using optical layers made of flat glass, in which light guides are formed by zones of different optical density. These are represented by diffusion, as described, for example, in the article by L. Roß, Integrated Optics in Glasses, Technical Committee Report No. 74 of the German Glass Technology Society. So it is possible to get a one
  • optical fibers corresponding to gradient fibers in optical layers together with electrical layers without having to create and assemble individual optical conductors.
  • FIG. 1 shows a cross section through a printed circuit board with electrical and optical conductors according to the invention
  • Fig. 2 shows an alternative embodiment also as a cross section
  • Fig. 3 shows another embodiment also in cross section.
  • FIG. 1 shows a cross section through a printed circuit board, in which different layers are visible '.
  • the cross section is perpendicular to the running direction of the optical and electrical conductors shown.
  • FIG. 1 shows an insulating layer 10, an optical layer 20 designed according to the invention and described in more detail below, an optical cover layer 30, an insulating layer 40 and an electrical layer 50.
  • the electrical layer 50 there are electrical ones Conductors 51, 52 and 53 are indicated, which are applied additively or subtractively by known methods. Several layers of this type can be present.
  • the insulating layers 40 and 10 can be supplemented accordingly by electrical conductors, or further layers with electrical conductors can be applied to the layer 40.
  • the optical layer 20 is a thin (eg 0.5 mm thick) glass plate in which an optical conductor 22 is formed is that ions are introduced into the glass by a known diffusion process, which increase its optical density. Further information on the relevant state of the art can be found in the article by L. Roß: Integrated Optics in Glasses, in: Integrated Optics, Technical Committee Report No. 74, Deutsche Glastechnische Deutschen.
  • Such a glass plate is based on a thin glass plate which is produced using known methods and e.g. is offered by the Schott company. What is important is an optically homogeneous structure.
  • supports made of stainless steel, for example can be used, on the surface of which a large number of channels which are connected to a vacuum pump end.
  • the surface of the glass plate is then wetted or immersed in a solution or melt in which ions are dissolved which penetrate into the glass plate at the locations which are kept free. These are chosen so that the optical density, i.e. the refractive index of the glass, there becomes larger than at the covered places. With increasing exposure time, the density of the ions and thus the refractive index increases. Depending on the type of ion and other process parameters, either a relatively uniform and homogeneous zone or an equally uniform but continuously decreasing density in the direction of the glass depth can be achieved.

Landscapes

  • Physics & Mathematics (AREA)
  • General Physics & Mathematics (AREA)
  • Optics & Photonics (AREA)
  • Engineering & Computer Science (AREA)
  • Microelectronics & Electronic Packaging (AREA)
  • Optical Integrated Circuits (AREA)

Abstract

Carte de circuits imprimés dotée de conducteurs électriques (51, 52, 53) et optiques (22) disposés en couches. Une couche optique comporte une plaque de verre (20) associée dans laquelle des zones de densité optique accrue sont des conducteurs optiques. La présente invention concerne également des procédés de fabrication de ladite carte de circuits imprimés.
EP00972622A 2000-10-10 2000-10-10 Carte de circuits imprimes a couches optiques constituees de verre Withdrawn EP1325372A1 (fr)

Applications Claiming Priority (1)

Application Number Priority Date Filing Date Title
PCT/DE2000/003552 WO2002031566A1 (fr) 2000-10-10 2000-10-10 Carte de circuits imprimes a couches optiques constituees de verre

Publications (1)

Publication Number Publication Date
EP1325372A1 true EP1325372A1 (fr) 2003-07-09

Family

ID=5647973

Family Applications (1)

Application Number Title Priority Date Filing Date
EP00972622A Withdrawn EP1325372A1 (fr) 2000-10-10 2000-10-10 Carte de circuits imprimes a couches optiques constituees de verre

Country Status (2)

Country Link
EP (1) EP1325372A1 (fr)
WO (1) WO2002031566A1 (fr)

Families Citing this family (2)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
DE102014015393A1 (de) 2014-10-17 2016-04-21 Fraunhofer-Gesellschaft zur Förderung der angewandten Forschung e.V. Verfahren zur Bereitstellung eines Mehrlagenverbundes mit optischer Glaslage
US10459160B2 (en) 2017-01-31 2019-10-29 Corning Optical Communications LLC Glass waveguide assemblies for OE-PCBs and methods of forming OE-PCBs

Family Cites Families (7)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US3806758A (en) * 1972-07-19 1974-04-23 Hughes Aircraft Co Dynamic focus generator
US4152044A (en) * 1977-06-17 1979-05-01 International Telephone And Telegraph Corporation Galium aluminum arsenide graded index waveguide
US5059475A (en) * 1990-06-29 1991-10-22 Photonic Integration Research, Inc. Apparatus and method of forming optical waveguides on metalized substrates
JP3193500B2 (ja) * 1993-01-26 2001-07-30 日本電信電話株式会社 フレキシブル電気・光配線回路モジュールの製造方法
DE19625386A1 (de) * 1996-06-25 1998-01-02 Siemens Ag Verfahren zur Herstellung einer Leiterplatte
DE19838519A1 (de) * 1998-08-25 2000-03-02 Bosch Gmbh Robert Leiterplatte und Verfahren zur Herstellung
ES2195856T3 (es) * 1999-02-23 2003-12-16 Ppc Electronic Ag Placa de circuitos impresos para señales electricas y opticas asi como procedimiento para su fabricacion.

Non-Patent Citations (2)

* Cited by examiner, † Cited by third party
Title
ROSS L: "Integrated optical components in substrate glasses", GLASTECHNISCHE BERICHTE, vol. 62, no. 8, 1 August 1989 (1989-08-01), Frankfurt, DE, pages 285 - 297, XP000052717 *
See also references of WO0231566A1 *

Also Published As

Publication number Publication date
WO2002031566A1 (fr) 2002-04-18

Similar Documents

Publication Publication Date Title
DE4410732C2 (de) Verfahren zur Anordnung einer zumindest einen Chip und eine Drahtspule aufweisenden Transpondereinheit auf einem Substrat sowie Chipkarte mit entsprechend angeordneter Transpondereinheit
DE3029667A1 (de) Traegerelement fuer einen ic-baustein
DE4120670A1 (de) Verfahren zur herstellung eines dreidimensionalen schaltungssubstrats
DE2365564A1 (de) Vorrichtung zur elektrischen ablesung von auf einer isolierenden unterlage in form von zu ueberbrueckenden elektrisch leitenden bahnen befindlichen informationen
DE1589480B2 (de) Leiterplatte für Halbleiteranordnungen und Verfahren zu ihrer Herstellung
EP0723244A2 (fr) Support d'information à module électronique
AT513047B1 (de) Verfahren zum Einbetten zumindest eines Bauteils in eine Leiterplatte
DE2726293C3 (de) Optische Form zum Reproduzieren gekrümmter optischer Oberflächen sowie Verfahren zu ihrer Herstellung
DE19826658A1 (de) Schaltungsträger mit integrierten, aktiven, optischen Funktionen
EP0535491A1 (fr) Procédé de fabrication de connexions électriques conductrices sur des cartes de circuits imprimés
DE112013001486T5 (de) Chipwiderstand zur einbettung in eine leiterplatte und verfahren zu dessen herstellung
EP1325372A1 (fr) Carte de circuits imprimes a couches optiques constituees de verre
DE3605425A1 (de) Duennschichtschaltung und ein verfahren zu ihrer herstellung
DE3107405C2 (de) Mehrschichtige, gedruckte Schaltungsplatte für Verdrahtungsänderungen
AT514564A4 (de) Verfahren zum Ankontaktieren und Umverdrahten
DE19625386A1 (de) Verfahren zur Herstellung einer Leiterplatte
DE2332736A1 (de) Integrierter optischer kreis und verfahren zu seiner herstellung
DE3810486A1 (de) Verfahren zum herstellen kundenspezifischer elektrischer schaltungen, insbesondere gedruckter schaltungen
DE102005016435A1 (de) Optische Leiterplatte und Verfahren zu ihrer Herstellung
EP0239033A1 (fr) Plaque support de circuit pour laboratoire et procédé pour sa fabrication
DE2710075A1 (de) Leiterplatte fuer optische und optoelektrische schaltkreise
DE2437596B2 (fr)
EP0551119A1 (fr) Procédé de fabrication d'éléments microoptiques non-linéaires
DE19956436A1 (de) Verfahren zur Herstellung einer Datenträgerkarte
DE4113686A1 (de) Verfahren zum herstellen eines leiterbahnenmusters, insbesondere einer fluessigkristallanzeigevorrichtung

Legal Events

Date Code Title Description
PUAI Public reference made under article 153(3) epc to a published international application that has entered the european phase

Free format text: ORIGINAL CODE: 0009012

17P Request for examination filed

Effective date: 20030328

AK Designated contracting states

Designated state(s): AT BE CH CY DE DK ES FI FR GB GR IE IT LI LU MC NL PT SE

17Q First examination report despatched

Effective date: 20050803

STAA Information on the status of an ep patent application or granted ep patent

Free format text: STATUS: THE APPLICATION IS DEEMED TO BE WITHDRAWN

18D Application deemed to be withdrawn

Effective date: 20070509