EP1269314A2 - Dispositif et procede visant a reduire le temps de traitement d'un dispositif de traitement de donnees - Google Patents

Dispositif et procede visant a reduire le temps de traitement d'un dispositif de traitement de donnees

Info

Publication number
EP1269314A2
EP1269314A2 EP01923523A EP01923523A EP1269314A2 EP 1269314 A2 EP1269314 A2 EP 1269314A2 EP 01923523 A EP01923523 A EP 01923523A EP 01923523 A EP01923523 A EP 01923523A EP 1269314 A2 EP1269314 A2 EP 1269314A2
Authority
EP
European Patent Office
Prior art keywords
cache
memory
memory area
interrupt
processing device
Prior art date
Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
Withdrawn
Application number
EP01923523A
Other languages
German (de)
English (en)
Inventor
Nikolaus Demharter
Current Assignee (The listed assignees may be inaccurate. Google has not performed a legal analysis and makes no representation or warranty as to the accuracy of the list.)
Fujitsu Technology Solutions GmbH
Original Assignee
Fujitsu Technology Solutions GmbH
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by Fujitsu Technology Solutions GmbH filed Critical Fujitsu Technology Solutions GmbH
Publication of EP1269314A2 publication Critical patent/EP1269314A2/fr
Withdrawn legal-status Critical Current

Links

Classifications

    • G—PHYSICS
    • G06—COMPUTING; CALCULATING OR COUNTING
    • G06F—ELECTRIC DIGITAL DATA PROCESSING
    • G06F12/00—Accessing, addressing or allocating within memory systems or architectures
    • G06F12/02—Addressing or allocation; Relocation
    • G06F12/08—Addressing or allocation; Relocation in hierarchically structured memory systems, e.g. virtual memory systems
    • G06F12/0802—Addressing of a memory level in which the access to the desired data or data block requires associative addressing means, e.g. caches
    • G06F12/0893—Caches characterised by their organisation or structure
    • G06F12/0897—Caches characterised by their organisation or structure with two or more cache hierarchy levels

Definitions

  • the present application relates to an arrangement and a method which is suitable for reducing the processing time of a data processing device.
  • Data processing devices are used to process data and to control, regulate and analyze input and output signals.
  • So-called interrupts occur during the operation of a data processing device, which usually has a processor and a memory. These are signals that indicate an event to the processor.
  • the events are, for example, states, results or events which are generated both within the processor or the CPU (Central Processing Unit) and outside the CPU and which require the execution of a special routine in response to the event.
  • the special routine is the interrupt routine, the start address of which is stored as a so-called interrupt vector at a predetermined memory address of the memory.
  • so-called interrupt handlers are used, which are small program segments that are executed after an interrupt is triggered, for example to determine the source of the interrupt.
  • interrupt vectors Since interrupt vectors must also be valid during the cold start or warm start of a data processing device, they are stored in a non-volatile memory area such as a ROM (Read Only Memory).
  • a ROM Read Only Memory
  • a ROM has the disadvantage that the access time to it is very long, which leads to considerable interrupt latency times.
  • it is proposed, for example, in "ARM Training Material: Technical Training Course 1999, Chapter 16 and Chapter 19" to copy the interrupt vectors m to a faster RAM area (Random Access Memory) after starting the data processing device and then to use this area to set the address area originally occupied by the ROM.
  • This procedure also means that the RAM area is mapped to the location of the original ROM area. With this procedure it is possible to cut the interrupt latency in half.
  • the task is solved by a data processing device with:
  • a memory which is connected to the processor and has a first memory area and a second memory area;
  • a first cache that maps the first memory area and buffers part of the first memory area; a second cache which maps and temporarily stores the second memory area,
  • the second cache has the same storage capacity as the second storage area and
  • the second memory area is a RAM, a ROM, an EPROM or an EEPROM.
  • This arrangement makes it possible to use two separate cache memories, one of which is suitable, for example, for storing the interrupt vectors and interrupt handlers and the other cache can be used in a conventional manner for the intermediate storage of the main memory.
  • a cache is a rather small and fast memory that buffers data from the large and slower main memory. Displacement cycles usually take place in the cache since the cache is much smaller than the main memory to be stored. Storing the interrupt vectors and interrupt dealers in a cache ensures that the processing time of an interrupt is significantly reduced.
  • an interrupt vector is stored in the second cache. This arrangement makes it possible to temporarily store the entire second memory area in the second cache and thereby keep the interrupt vectors ready for fast memory accesses.
  • an interrupt handler is stored in the second cache. This arrangement makes it possible to temporarily store the entire second memory area in the second cache and thereby keep the interrupt handlers ready for fast memory accesses.
  • the storage capacity of the first cache is smaller than the storage capacity of the first storage area.
  • a cache can be used in a cost-saving manner that is significantly smaller than the first memory area.
  • the processor is a processor from ARM.
  • This arrangement enables the use of the entire processor family of the company ARM, which for example includes the processor ARM7.
  • the second memory area is a ROM, an EPROM or an EEPROM. This arrangement ensures that interrupt vectors and interrupt handlers are available in the second memory area and the second cache after a cold start or warm start.
  • the object is achieved by a method for operating a data processing device with the steps:
  • Providing a data processing device comprising a processor and a memory
  • the memory having a first memory area and a second memory area; - mapping the first memory area to a first cache;
  • the second cache has the same storage capacity as the second memory area and - wherein no displacement cycles take place in the second cache;
  • the method according to the invention maps the first memory area to the first cache. Since the first memory area is larger than the first cache, only a part of the first memory area is buffered in the first cache and displacement cycles take place.
  • the data of the first memory area are stored in the first cache, which is, for example, a program code.
  • the interrupt vectors and the interrupt Handlers and specially selected and predetermined routines are stored, for example, in the second memory area, which is buffered by a second cache. This procedure enables quick access to special routines and values.
  • the second memory area is formed as large as the second cache, so that no displacement cycles take place in it.
  • Another method step provides that the program code segment is a subroutine.
  • the second memory area is a RAM, a ROM, an EPROM or an EEPROM.
  • Another method step provides that an interrupt vector is stored in the second cache.
  • an interrupt handler is stored in the second cache.
  • a data processing device 1 is shown in the figure.
  • the data processing device 1 consists of a processor 2 and a memory 3.
  • the memory 3 is a first memory area 4 and a second memory area 6 divided up.
  • the first memory area 4, which forms the main memory is substantially larger than the second memory area 6.
  • the second memory area 6 is a ROM memory which contains operating data which are required, for example, for a cold start or a reset is required.
  • the first memory area 4 is, for example, a RAM memory which is used to store program segments and data during the operation of the data processing device 1.
  • the first memory area 4 is temporarily stored in a first cache 5.
  • the second memory area 6 is temporarily stored in a second cache 7.
  • Interrupt vectors 8 and interrupt handlers 9 are stored in the second memory area 6, for example.
  • the second cache 7 has the advantage that it is transparent to the software that runs on the data processing device 1 and therefore does not require any special programming on the part of the software developer.
  • a cache is a small, fast memory that temporarily stores data from the comparatively large and slow main memory.
  • a method for operating the data processing device 1 shown in the figure provides that predetermined and selected subroutines, interrupt vectors 8 and interrupt handlers 9 are stored in the second memory area 6, which is formed as a ROM memory.
  • the interrupt vectors and interrupt handlers stored in the second memory area 6 are thus available.
  • the first memory area 4 is buffered by the first cache 5 and the second memory area 6 is buffered by the second cache 7.
  • the processor 2 accesses the main memory, it is first checked in the first cache 5 or in the second cache 7 whether the data are present there. If this is the case, one speaks of a cache hit; if it is not, it is a cache miss. In the event of a cache miss, further actions are now carried out in the data processing device 1, the data being read from the main memory and being fed to the processor 2. However, a much longer time span elapses than with a cache hit.
  • Data processing device (1) with:
  • processor (2) - a memory (3) which is connected to the processor (2) and has a first memory area (4) and a second memory area (6);
  • the second cache (7) has the same memory capacity as the second memory area (6) and -
  • the second memory area (6) is a RAM, a ROM, an EPROM or an EEPROM.
  • a data processing device (1) comprising a processor (2) and a memory (3), - the memory (3) having a first memory area (4) and a second memory area (6);

Landscapes

  • Engineering & Computer Science (AREA)
  • Theoretical Computer Science (AREA)
  • Physics & Mathematics (AREA)
  • General Engineering & Computer Science (AREA)
  • General Physics & Mathematics (AREA)
  • Memory System Of A Hierarchy Structure (AREA)

Abstract

L'invention concerne un dispositif de traitement de données (1) comprenant un processeur (2) et une mémoire (3). La mémoire (3) comprend une première région de mémoire (4) et une seconde région de mémoire (6), cependant qu'il est prévu un premier cache (5) pour la première région de mémoire (4), et un second cache (7) pour la seconde région (6). Le second cache (7) a pour fonction de mémoriser de façon intermédiaire les sous-programmes prédéterminés et sélectionnés, les vecteurs d'interruption (8) et les manipulateurs d'interruption (9), lesquels sont habituellement mémorisés dans la seconde région de mémoire (6) pouvant être par exemple une mémoire ROM ou une mémoire RAM. Avantageusement, aucun cycle de déplacement ne se trouve dans le second cache (7).
EP01923523A 2000-03-29 2001-03-20 Dispositif et procede visant a reduire le temps de traitement d'un dispositif de traitement de donnees Withdrawn EP1269314A2 (fr)

Applications Claiming Priority (3)

Application Number Priority Date Filing Date Title
DE10015693A DE10015693A1 (de) 2000-03-29 2000-03-29 Anordnung und Verfahren zur Reduzierung der Interruptverarbeitungszeit einer Datenverarbeitungseinrichtung
DE10015693 2000-03-29
PCT/DE2001/001067 WO2001073552A2 (fr) 2000-03-29 2001-03-20 Dispositif et procede visant a reduire le temps de traitement d'un dispositif de traitement de donnees

Publications (1)

Publication Number Publication Date
EP1269314A2 true EP1269314A2 (fr) 2003-01-02

Family

ID=7636885

Family Applications (1)

Application Number Title Priority Date Filing Date
EP01923523A Withdrawn EP1269314A2 (fr) 2000-03-29 2001-03-20 Dispositif et procede visant a reduire le temps de traitement d'un dispositif de traitement de donnees

Country Status (3)

Country Link
EP (1) EP1269314A2 (fr)
DE (1) DE10015693A1 (fr)
WO (1) WO2001073552A2 (fr)

Cited By (1)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
EP1497734A2 (fr) * 2002-04-18 2005-01-19 Intel Corporation Procede et systeme de memorisation d'informations

Family Cites Families (3)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
JP2659007B2 (ja) * 1996-06-17 1997-09-30 株式会社日立製作所 情報処理方法及び装置
US6003129A (en) * 1996-08-19 1999-12-14 Samsung Electronics Company, Ltd. System and method for handling interrupt and exception events in an asymmetric multiprocessor architecture
US6148360A (en) * 1996-09-20 2000-11-14 Intel Corporation Nonvolatile writeable memory with program suspend command

Non-Patent Citations (2)

* Cited by examiner, † Cited by third party
Title
JOURNAL ARTICLE: "EMBEDDED-CONTROL MIT RISC. ÖFLEXIBLE SYSTEM-DESIGNS MIT DEM SAB-R3000", ELEKTRONIK, vol. 40, no. 17, 20 August 1991 (1991-08-20), WEKA FACHZEITSCHRIFTENVERLAG, POING, DE, pages 66 - 72, XP000260939 *
See also references of WO0173552A3 *

Cited By (1)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
EP1497734A2 (fr) * 2002-04-18 2005-01-19 Intel Corporation Procede et systeme de memorisation d'informations

Also Published As

Publication number Publication date
DE10015693A1 (de) 2001-10-18
WO2001073552A2 (fr) 2001-10-04
WO2001073552A3 (fr) 2002-08-15

Similar Documents

Publication Publication Date Title
DE69331039T2 (de) Rechnersystem mit einem Vorausholungscachespeicher
DE69616465T2 (de) Cachespeicher mit Datenvorausladung
DE3884101T2 (de) Abholung von Operanden in Unordnung.
DE68911398T2 (de) Methode und digitaler computer zum vorausholen von vektordaten aus dem speicher in einem für skalaverarbeitung bestimmten speichersystem.
DE69132186T2 (de) Cache-Speicherverwaltungsanordnung
DE3854368T2 (de) Cachespeicher mit einer Elastizität in der Verarbeitung verschiedener Adressenfehler.
DE69434728T2 (de) Synchronisationssystem und verfahren in einem datencachesystem mit aufgeteiltem pegel
DE69534148T2 (de) Rechnersystem zur Ausführung von Verzweigungsbefehlen
DE68902193T2 (de) Datenspeicheranordnung.
DE60224774T2 (de) Datenverarbeitungssystem mit Lese-, Änderungs- und Schreibeinheit
DE69224084T2 (de) Rechneranordnung mit Mehrfachpufferdatencachespeicher und Verfahren dafür
DE69030931T2 (de) Mehrfachsequenzprozessorsystem
DE69130757T2 (de) Ausführungsvorrichtung für bedingte Verzweigungsbefehle
DE68924719T2 (de) Vorrichtung und Verfahren zur Ausführung eines Unterprogramms in einem Datenverarbeitungssystem mit Blockumschaltung.
DE3502147C2 (fr)
DE69114321T2 (de) Zum Durchführen der Unterbrechungsverschachtelungsfunktion geeignetes Unterbrechungssteuerungsgerät.
DE10219623A1 (de) System und Verfahren zur Speicherentscheidung unter Verwendung von mehreren Warteschlangen
DE69325473T2 (de) Virtuelles Speichersystem verwendendes Datenverarbeitungssystem und -verfahren
DE69230238T2 (de) Informationsverarbeitungsvorrichtung mit Verzweigungsziel-Befehlspufferspeicher
EP3080668A1 (fr) Procédé pour influer sur un programme de commande d'un appareil de commande
DE4117672A1 (de) Verfahren und vorrichtung zur steuerung eines zwischen einer zentraleinheit und einem arbeitsspeicher angeordneten cache-speichers
DE202004021684U1 (de) Einrichtungen und Vorrichtungen zur Verwendung bei einem Scheduling
DE69518473T2 (de) Speichersteuerverfahren und -vorrichtung, geeignet für ein Informationsverarbeitungssystem mit einem Cachespeicher
EP1079307A1 (fr) Procédé de fonctionnement d'un système de mémoire ainsi que système de mémoire
DE10103070A1 (de) System und Verfahren zum Finden und Prüfen der Gültigkeit des neulichsten Vorabladevorgangs für einen gegebenen Prüfladevorgang

Legal Events

Date Code Title Description
PUAI Public reference made under article 153(3) epc to a published international application that has entered the european phase

Free format text: ORIGINAL CODE: 0009012

17P Request for examination filed

Effective date: 20020524

AK Designated contracting states

Kind code of ref document: A2

Designated state(s): AT BE CH CY DE DK ES FI FR GB GR IE IT LI LU MC NL PT SE TR

RIN1 Information on inventor provided before grant (corrected)

Inventor name: DEMHARTER, NIKOLAUS

RAP1 Party data changed (applicant data changed or rights of an application transferred)

Owner name: FUJITSU SIEMENS COMPUTERS GMBH

17Q First examination report despatched

Effective date: 20070920

STAA Information on the status of an ep patent application or granted ep patent

Free format text: STATUS: THE APPLICATION HAS BEEN WITHDRAWN

18W Application withdrawn

Effective date: 20080318