EP1171913A1 - Damascene structure and method for forming a damascene structure - Google Patents

Damascene structure and method for forming a damascene structure

Info

Publication number
EP1171913A1
EP1171913A1 EP01906564A EP01906564A EP1171913A1 EP 1171913 A1 EP1171913 A1 EP 1171913A1 EP 01906564 A EP01906564 A EP 01906564A EP 01906564 A EP01906564 A EP 01906564A EP 1171913 A1 EP1171913 A1 EP 1171913A1
Authority
EP
European Patent Office
Prior art keywords
stop layer
etch stop
layer material
damascene structure
region
Prior art date
Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
Withdrawn
Application number
EP01906564A
Other languages
German (de)
French (fr)
Inventor
Edward K. Yeh
Milind G. Weling
Current Assignee (The listed assignees may be inaccurate. Google has not performed a legal analysis and makes no representation or warranty as to the accuracy of the list.)
Philips Semiconductors Inc
Original Assignee
Philips Semiconductors Inc
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by Philips Semiconductors Inc filed Critical Philips Semiconductors Inc
Publication of EP1171913A1 publication Critical patent/EP1171913A1/en
Withdrawn legal-status Critical Current

Links

Classifications

    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L21/00—Processes or apparatus adapted for the manufacture or treatment of semiconductor or solid state devices or of parts thereof
    • H01L21/70—Manufacture or treatment of devices consisting of a plurality of solid state components formed in or on a common substrate or of parts thereof; Manufacture of integrated circuit devices or of parts thereof
    • H01L21/71—Manufacture of specific parts of devices defined in group H01L21/70
    • H01L21/768—Applying interconnections to be used for carrying current between separate components within a device comprising conductors and dielectrics
    • H01L21/76801—Applying interconnections to be used for carrying current between separate components within a device comprising conductors and dielectrics characterised by the formation and the after-treatment of the dielectrics, e.g. smoothing
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L21/00—Processes or apparatus adapted for the manufacture or treatment of semiconductor or solid state devices or of parts thereof
    • H01L21/70—Manufacture or treatment of devices consisting of a plurality of solid state components formed in or on a common substrate or of parts thereof; Manufacture of integrated circuit devices or of parts thereof
    • H01L21/71—Manufacture of specific parts of devices defined in group H01L21/70
    • H01L21/768—Applying interconnections to be used for carrying current between separate components within a device comprising conductors and dielectrics
    • H01L21/76801—Applying interconnections to be used for carrying current between separate components within a device comprising conductors and dielectrics characterised by the formation and the after-treatment of the dielectrics, e.g. smoothing
    • H01L21/76802—Applying interconnections to be used for carrying current between separate components within a device comprising conductors and dielectrics characterised by the formation and the after-treatment of the dielectrics, e.g. smoothing by forming openings in dielectrics
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L21/00—Processes or apparatus adapted for the manufacture or treatment of semiconductor or solid state devices or of parts thereof
    • H01L21/70—Manufacture or treatment of devices consisting of a plurality of solid state components formed in or on a common substrate or of parts thereof; Manufacture of integrated circuit devices or of parts thereof
    • H01L21/71—Manufacture of specific parts of devices defined in group H01L21/70
    • H01L21/768—Applying interconnections to be used for carrying current between separate components within a device comprising conductors and dielectrics
    • H01L21/76801—Applying interconnections to be used for carrying current between separate components within a device comprising conductors and dielectrics characterised by the formation and the after-treatment of the dielectrics, e.g. smoothing
    • H01L21/76802—Applying interconnections to be used for carrying current between separate components within a device comprising conductors and dielectrics characterised by the formation and the after-treatment of the dielectrics, e.g. smoothing by forming openings in dielectrics
    • H01L21/76807—Applying interconnections to be used for carrying current between separate components within a device comprising conductors and dielectrics characterised by the formation and the after-treatment of the dielectrics, e.g. smoothing by forming openings in dielectrics for dual damascene structures
    • H01L21/7681—Applying interconnections to be used for carrying current between separate components within a device comprising conductors and dielectrics characterised by the formation and the after-treatment of the dielectrics, e.g. smoothing by forming openings in dielectrics for dual damascene structures involving one or more buried masks
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L21/00—Processes or apparatus adapted for the manufacture or treatment of semiconductor or solid state devices or of parts thereof
    • H01L21/70—Manufacture or treatment of devices consisting of a plurality of solid state components formed in or on a common substrate or of parts thereof; Manufacture of integrated circuit devices or of parts thereof
    • H01L21/71—Manufacture of specific parts of devices defined in group H01L21/70
    • H01L21/768—Applying interconnections to be used for carrying current between separate components within a device comprising conductors and dielectrics
    • H01L21/76801—Applying interconnections to be used for carrying current between separate components within a device comprising conductors and dielectrics characterised by the formation and the after-treatment of the dielectrics, e.g. smoothing
    • H01L21/76829—Applying interconnections to be used for carrying current between separate components within a device comprising conductors and dielectrics characterised by the formation and the after-treatment of the dielectrics, e.g. smoothing characterised by the formation of thin functional dielectric layers, e.g. dielectric etch-stop, barrier, capping or liner layers
    • H01L21/76834—Applying interconnections to be used for carrying current between separate components within a device comprising conductors and dielectrics characterised by the formation and the after-treatment of the dielectrics, e.g. smoothing characterised by the formation of thin functional dielectric layers, e.g. dielectric etch-stop, barrier, capping or liner layers formation of thin insulating films on the sidewalls or on top of conductors
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L23/00—Details of semiconductor or other solid state devices
    • H01L23/52—Arrangements for conducting electric current within the device in operation from one component to another, i.e. interconnections, e.g. wires, lead frames
    • H01L23/522—Arrangements for conducting electric current within the device in operation from one component to another, i.e. interconnections, e.g. wires, lead frames including external interconnections consisting of a multilayer structure of conductive and insulating layers inseparably formed on the semiconductor body
    • H01L23/5222—Capacitive arrangements or effects of, or between wiring layers
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L23/00—Details of semiconductor or other solid state devices
    • H01L23/52—Arrangements for conducting electric current within the device in operation from one component to another, i.e. interconnections, e.g. wires, lead frames
    • H01L23/522—Arrangements for conducting electric current within the device in operation from one component to another, i.e. interconnections, e.g. wires, lead frames including external interconnections consisting of a multilayer structure of conductive and insulating layers inseparably formed on the semiconductor body
    • H01L23/532—Arrangements for conducting electric current within the device in operation from one component to another, i.e. interconnections, e.g. wires, lead frames including external interconnections consisting of a multilayer structure of conductive and insulating layers inseparably formed on the semiconductor body characterised by the materials
    • H01L23/5329—Insulating materials
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2924/00—Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
    • H01L2924/0001—Technical content checked by a classifier
    • H01L2924/0002—Not covered by any one of groups H01L24/00, H01L24/00 and H01L2224/00

Definitions

  • the present disclosure relates to the field of semiconductor devices. More specifically, the present disclosure relates to a damascene formed structure and methods for forming damascene structures. In particular, the use of patterned stop layers in a dual damascene structure to reduce the dielectric constant of the intermetal filmstack is disclosed.
  • Computer chip manufacturing processes typically include the formation of P-n junctions in a semiconductor substrate which are connected by polysilicon which is deposited, masked, and etched to form a patterned polysilicon surface.
  • the patterned polysilicon surface connects with the p-n junctions so as to form numerous semiconductor devices on the semiconductor substrate.
  • one or more layers of dielectric is then deposited over the surface of the semiconductor.
  • the dielectric is then masked and etched to expose portions of the polysilicon surface through openings which are commonly referred to as vias.
  • a layer of metal or "first metal" is then deposited over the surface of the semiconductor substrate.
  • aluminum is used since it is easy to deposit and form and since it has good conductivity.
  • the metal overlies the layer of dielectric and fills the vias so as to form contacts or "plugs" that make contact between the metal layer and the polysilicon layer so as to allow for electrical contact between the first metal layer and the semiconductor devices.
  • the first metal layer is then masked and etched so as to form metal lines or "interconnects" which connect to the various semiconductor devices by the contacts. Alternate layers of dielectric and metal are then formed over the first metal layer.
  • the non- uniform interconnect width and depth leads to interference between interconnects and non uniform resistivity between interconnects of equal length.
  • the inaccuracies in the depth and width of the metal layer interfere to an increasing degree with signal processing. Much of this interference is due to signal delay which creates timing problems and results in signal interference.
  • the problems of non uniformity of metal etch processes decreases yield and throughput.
  • damascene processing techniques the dielectric layer which . is typically an oxide, commonly referred to as an intermetal dielectric (IMD) is deposited over the semiconductor surface. The oxide layer is polished so as to obtain a planar upper surface. A series of well-known process steps are then performed in order to form interconnects between various metal layers.
  • IMD intermetal dielectric
  • damascene processes are primarily due to the fact that it is easier to etch oxides than it is to etch metal. Moreover, by using oxide etch processes, thinner structures and closer spacing between structures are possible than are possible using metal etch techniques.
  • Another advantage of damascene processes is the ability to use copper as a material for interconnects and contacts. Since copper is hard to etch, it is seldom used in current wafer processing systems. However, copper may be deposited such that it fills the trenches and vias and it may be polished so as to obtain a damascene structure with copper interconnects and contacts.
  • a conventional dual damascene structure 100 is shown in Prior Art Figure 1.
  • the metal layers (Ml 102, M2 104) are aluminum (Al) or copper (Cu).
  • the IMD 106 is preferably a low-k (low dielectric constant) material, and the intervening stop layers 108 of silicon nitride, "nitride", are used as etch stop layers.
  • the dielectric constant of many conventional stop layer materials is greater than that of the low-k ( ⁇ 3.5) dielectric typically used for the intermetal dielectric.
  • nitride has a k value of about 7 as compared to silicon oxide ("oxide”) which only has a k value of about 3.5.
  • oxide silicon oxide
  • the presence of such conventional high dielectric stop layers increases the overall k value of the intermetal filmstack separating different metal layers (for example, between Ml 102 and M2 104). This increased overall k value due to conventional, high k value, etch stop layer materials significantly reduces interconnect performance.
  • the present invention provides a damascene formed structure and method wherein a high k value etch stop layer does not significantly increase the overall dielectric constant of the intermetal filmstack, and wherein the presence of a high k value etch stop layer material does not significantly reduce interconnect performance.
  • the present embodiment deposits a blanket coating of etch stop layer material over an underlying structure.
  • the underlying structure includes a first region to which an interconnect will be subsequently be formed.
  • the present embodiment selectively removes portions of the blanket coating of the etch stop layer material. More specifically, in the present embodiment, the etch stop layer material is removed from above a second region of the underlying structure. In the present embodiment, the second region of the underlying structure will not subsequently have the interconnect formed thereto. In so doing, the present embodiment eliminates the presence of superfluous etch stop layer material. As a result, the overall dielectric constant of the intermetal filmstack is reduced as compared to conventional damascene structures.
  • the present invention over polishes a metal portion of a damascene structure in which a metal portion has a dielectric region adjacent thereto.
  • the over polishing of the metal portion causes the top surface of the metal portion to be recessed with respect to the top surface of the adjacent dielectric region.
  • the present embodiment deposits a blanket coating of etch stop layer material over the top surface of the metal portion and the top surface of the adjacent dielectric region.
  • the present embodiment selectively removes portions of the blanket coating of the etch stop layer material. More specifically, the present embodiment removes the etch stop layer material from above at least a portion of the top surface of the adjacent dielectric region. Moreover, the etch stop layer material remains above the top surface of the metal portion.
  • the present embodiment eliminates the presence of superfluous etch stop layer material. As a result, the overall dielectric constant of the intermetal filmstack is reduced as compared to conventional damascene structures.
  • FIGURE 1 is a cross-sectional view illustrating a prior art damascene structure.
  • FIGURES 2A-2F are cross-sectional views illustrating steps and structures associated with the formation of a damascene device in accordance with one embodiment of the present claimed invention.
  • FIGURES 3A-3B are cross-sectional views illustrating steps and structures associated with the formation of a damascene device in accordance with one embodiment of the present claimed invention.
  • FIGURE 4 is a flow chart of steps performed in accordance with one embodiment of the present claimed invention.
  • a side sectional view of a damascene structure 200 being formed according to one embodiment ofthe present claimed invention is shown.
  • the etch stop layers are selectively patterned to leave the high k value etch stop layer material only where needed to act as an etch stop or barrier layer.
  • large portions ofthe relatively high dielectric etch stop layer material can be removed from the intermetal filmstack.
  • the present invention lowers the overall dielectric constant ofthe intermetal filmstack.
  • metal 202a and 202b are used as the metal 202a and 202b; fluorinated silica glass (FSG) is used as the low-k intermetal dielectric 204; and nitride is used as the stop layer material for stop layer 206.
  • FSG fluorinated silica glass
  • nitride is used as the stop layer material for stop layer 206.
  • the present invention is also well suited to the use of various other materials for the metal, the low-k intermetal d electric, and/or the stop layer material.
  • silicon carbide is used as the stop layer material.
  • a blanket coating of etch stop layer material is deposited over the underlying structure comprised of metal 202a and 202b and low-k intermetal dielectric 204.
  • metal 202a of the above- described underlying structure will have an interconnect subsequently formed thereto.
  • the stop layer 206 is patterned using photolithography process steps to selectively remove portions of he blanket coating ofthe etch stop layer material. More specifically, stop layer 206 is patterned to remove the stop layer material from region 208. Additionally, in the embodiment of Figure 2B, the stop layer material is removed from above the areas adjacent to metal 202a and metal 202b. Hence, in the present embodiment, the stop layer material resides primarily over metal 202a and 202b where it may be needed as an etch stop or barrier layer. As a result, the present embodiment reduces the amount of etch stop layer material disposed above the underlying structure. The reduction in the amount of etch stop material beneficially reduces the overall dielectric constant ofthe damascene filmstack.
  • the present embodiment deposits another layer 210 ofthe low-k intermetal dielectric material.
  • a blanket coating 212 of etch stop layer material is deposited over the underlying structure comprised of metal 202a and 202b, low-k intermetal dielectric 204, etch stop layer portions 206a and 206b, and low-k intermetal dielectric 210.
  • the stop layer 212 is patterned using photolithography process steps to selectively remove portions ofthe blanket coating ofthe etch stop layer material. More specifically, stop layer 212 is patterned to remove the stop layer material from region 213.
  • the stop layer material resides primarily above metal 202a and 202b where it may be needed as an etch stop.
  • the present embodiment reduces the amount of etch stop layer material disposed above the underlying structure.
  • the reduction in the amount of etch stop material beneficially reduces the overall dielectric constant ofthe damascene filmstack.
  • the present embodiment deposits another layer 214 ofthe low-k intermetal dielectric material.
  • a photoresist layer 216 is formed and patterned, and is then used as a mask to etch a via 218 down to etch stop layer portion 206a.
  • photoresist 216 of Figure 2D is stripped and a new layer of photoresist (not shown) is deposited and patterned to act as a mask for the trench etch.
  • the present embodiment then etches trenches 218 and 220. After the trench etch, the intermediate nitride layer 212a and 212b and bottom nitride layer 206a are exposed.
  • the photoresist layer used as a mask for the trench etch is then stripped. Both nitride layers are then etched away with a single etch step, removing most of remaining nitride from the filmstack.
  • the present embodiment allows for a beneficial reduction in the amount ofthe high dielectric constant stop layer remaining between the metal layers.
  • the etch stop layer material is preferentially left over metal regions using an overpolishing process.
  • copper, Cu is used as the metal 302a and 302b; oxide is used as the low-k intermetal dielectric 304; and nitride is used as the stop layer material for stop layer 306.
  • the present invention is also well suited to the use of various other materials for the metal, the low-k intermetal dielectric, and/or the stop layer material.
  • silicon carbide is used as the stop layer material.
  • a blanket coating of etch stop layer material is deposited over the underlying structure comprised of metal 302a and 302b and low-k intermetal dielectric 304.
  • the recess ofthe metal 302a and 302b below that ofthe adjacent dielectric layer 304 was obtained by a deliberate overpolish during a metal chemical-mechanical polishing (CMP) process.
  • CMP metal chemical-mechanical polishing
  • metal 302a ofthe above-described underlying structure will have an interconnect subsequently formed thereto.
  • the stop layer 306 is polished using a chemical mechanical poUshing process.
  • the stop layer material resides primarily above metal 302a and 302b where it may be needed as an etch stop or barrier layer.
  • the present embodiment then continues with the process flow shown in Figures 2C-2F. Hence, the present embodiment eliminates at least one ofthe masks for preferential removal ofthe nitride.
  • the present embodiment deposits a blanket coating of etch stop layer material over an underlying structure.
  • the underlying structure includes a first region to which an interconnect will be subsequently be formed.
  • the present invention then selectively removes portions of theTrtanket coating ofthe etch stop layer material such that the etch stop layer material is removed from above a second region (e.g. region 208 of Figure 2B) ofthe underlying structure.
  • the second region of said underlying structure will not subsequently have said interconnect formed thereto.
  • the reduction in the amount of etch stop layer material beneficially reduces the overall dielectric constant ofthe damascene filmstack.
  • the present invention provides a damascene formed structure and method wherein a high k value etch stop layer does not significantly increase the overall dielectric constant ofthe intermetal filmstack, and wherein the presence of a high k value etch stop layer material does not significantly reduce interconnect performance.

Landscapes

  • Engineering & Computer Science (AREA)
  • Physics & Mathematics (AREA)
  • Condensed Matter Physics & Semiconductors (AREA)
  • General Physics & Mathematics (AREA)
  • Computer Hardware Design (AREA)
  • Microelectronics & Electronic Packaging (AREA)
  • Power Engineering (AREA)
  • Manufacturing & Machinery (AREA)
  • Internal Circuitry In Semiconductor Integrated Circuit Devices (AREA)

Abstract

A damascene structure having a reduced overall dielectric constant and a method for forming such a structure is disclosed. In one embodiment, the present embodiment deposits a blanket coating (206, 306) of etch stop layer material over an underlying structure. In the present embodiment, the underlying structure includes a first region (202, 302) to which an interconnect will be subsequently be formed. Next, the present embodiment selectively removes portions of the blanket coating of the etch stop layer material. More specifically, in the present embodiment, the etch stop layer material is removed from above a second region (208, 304) of the underlying structure. In the present embodiment, the second region of the underlying structure will not subsequently have the interconnect formed thereto. In so doing, the present embodiment eliminates the presence of superfluous etch stop layer material. As a result, the overall dielectric constant of the intermetal filmstack is reduced as compared to conventional damascene structures.

Description

DAMASCENE STRUCTURE AND METHOD FOR FORMING A DAMASCENE
STRUCTURE
TECHNICALFIELD
The present disclosure relates to the field of semiconductor devices. More specifically, the present disclosure relates to a damascene formed structure and methods for forming damascene structures. In particular, the use of patterned stop layers in a dual damascene structure to reduce the dielectric constant of the intermetal filmstack is disclosed.
BACKGROUND ART
Computer chip manufacturing processes typically include the formation of P-n junctions in a semiconductor substrate which are connected by polysilicon which is deposited, masked, and etched to form a patterned polysilicon surface. The patterned polysilicon surface connects with the p-n junctions so as to form numerous semiconductor devices on the semiconductor substrate. Typically, one or more layers of dielectric is then deposited over the surface of the semiconductor. The dielectric is then masked and etched to expose portions of the polysilicon surface through openings which are commonly referred to as vias. A layer of metal or "first metal" is then deposited over the surface of the semiconductor substrate. Typically aluminum is used since it is easy to deposit and form and since it has good conductivity. The metal overlies the layer of dielectric and fills the vias so as to form contacts or "plugs" that make contact between the metal layer and the polysilicon layer so as to allow for electrical contact between the first metal layer and the semiconductor devices. The first metal layer is then masked and etched so as to form metal lines or "interconnects" which connect to the various semiconductor devices by the contacts. Alternate layers of dielectric and metal are then formed over the first metal layer.
As the complexity of computing devices and data storage devices has increased, there has been a need to place more semiconductor devices on each computer chip. This need has led to smaller and smaller devices and interconnects. However, as devices and interconnects have become smaller and smaller the process limitations of depositing and etching metal so as to form interconnects has imposed limitations on further size reductions in processing technology. This is primarily due to the limitations imposed by the etch process. These limitations make increasingly smaller interconnects difficult if not impossible to etch since the interconnects are extremely small, and since they must be spaced closely together. The inability to control the metal etch process with the needed degree of accuracy leads to non uniform interconnect width and depth. The non- uniform interconnect width and depth, in turn, leads to interference between interconnects and non uniform resistivity between interconnects of equal length. As devices get smaller and smaller, the inaccuracies in the depth and width of the metal layer interfere to an increasing degree with signal processing. Much of this interference is due to signal delay which creates timing problems and results in signal interference. In addition, the problems of non uniformity of metal etch processes decreases yield and throughput. One recent process for obtaining the small metal lines and contacts needed for the .18 micrometer process generation and for subsequent smaller processing generations is the use of damascene processing techniques. In damascene processing techniques, the dielectric layer which . is typically an oxide, commonly referred to as an intermetal dielectric (IMD) is deposited over the semiconductor surface. The oxide layer is polished so as to obtain a planar upper surface. A series of well-known process steps are then performed in order to form interconnects between various metal layers. The damascene process allows for the formation of small; closely spaced interconnects and contacts.
The success of damascene processes is primarily due to the fact that it is easier to etch oxides than it is to etch metal. Moreover, by using oxide etch processes, thinner structures and closer spacing between structures are possible than are possible using metal etch techniques. Another advantage of damascene processes is the ability to use copper as a material for interconnects and contacts. Since copper is hard to etch, it is seldom used in current wafer processing systems. However, copper may be deposited such that it fills the trenches and vias and it may be polished so as to obtain a damascene structure with copper interconnects and contacts.
However, as shown in Prior Art Figure 1, conventional damascene processes and structures are not without disadvantages. A conventional dual damascene structure 100 is shown in Prior Art Figure 1. In the embodiment of Prior Art Figure 1, the metal layers (Ml 102, M2 104) are aluminum (Al) or copper (Cu). Additionally, the IMD 106 is preferably a low-k (low dielectric constant) material, and the intervening stop layers 108 of silicon nitride, "nitride", are used as etch stop layers. Unfortunately, the dielectric constant of many conventional stop layer materials is greater than that of the low-k (< 3.5) dielectric typically used for the intermetal dielectric. As an example, nitride has a k value of about 7 as compared to silicon oxide ("oxide") which only has a k value of about 3.5. The presence of such conventional high dielectric stop layers increases the overall k value of the intermetal filmstack separating different metal layers (for example, between Ml 102 and M2 104). This increased overall k value due to conventional, high k value, etch stop layer materials significantly reduces interconnect performance.
Thus, a need exists for a damascene formed structure and method wherein a high k value etch stop layer does not significantly increase the overall dielectric constant of the intermetal filmstack, and wherein the presence of a high k value etch stop layer material does not significantly reduce interconnect performance.
DISCLOSURE OF THE INVENTION
The present invention provides a damascene formed structure and method wherein a high k value etch stop layer does not significantly increase the overall dielectric constant of the intermetal filmstack, and wherein the presence of a high k value etch stop layer material does not significantly reduce interconnect performance.
In one embodiment of the present invention, the present embodiment deposits a blanket coating of etch stop layer material over an underlying structure. In the present embodiment, the underlying structure includes a first region to which an interconnect will be subsequently be formed. Next, the present embodiment selectively removes portions of the blanket coating of the etch stop layer material. More specifically, in the present embodiment, the etch stop layer material is removed from above a second region of the underlying structure. In the present embodiment, the second region of the underlying structure will not subsequently have the interconnect formed thereto. In so doing, the present embodiment eliminates the presence of superfluous etch stop layer material. As a result, the overall dielectric constant of the intermetal filmstack is reduced as compared to conventional damascene structures.
In another embodiment, the present invention over polishes a metal portion of a damascene structure in which a metal portion has a dielectric region adjacent thereto. In this embodiment, the over polishing of the metal portion causes the top surface of the metal portion to be recessed with respect to the top surface of the adjacent dielectric region. Next, the present embodiment, deposits a blanket coating of etch stop layer material over the top surface of the metal portion and the top surface of the adjacent dielectric region. After the blanket deposition, the present embodiment selectively removes portions of the blanket coating of the etch stop layer material. More specifically, the present embodiment removes the etch stop layer material from above at least a portion of the top surface of the adjacent dielectric region. Moreover, the etch stop layer material remains above the top surface of the metal portion. As in the above-described embodiment, in so doing, the present embodiment eliminates the presence of superfluous etch stop layer material. As a result, the overall dielectric constant of the intermetal filmstack is reduced as compared to conventional damascene structures.
These and other advantages of the present invention will no doubt become obvious to those of ordinary skill in the art after having read the following detailed description of the preferred embodiments which are illustrated in the various drawing figures.
BRIEF DESCRIPTION OF THE DRAWINGS
The accompanying drawings, which are incorporated in and form a part of this specification, illustrate embodiments of the invention and, together with the description, serve to explain the principles of the invention:
PRIOR ART FIGURE 1 is a cross-sectional view illustrating a prior art damascene structure.
FIGURES 2A-2F are cross-sectional views illustrating steps and structures associated with the formation of a damascene device in accordance with one embodiment of the present claimed invention.
FIGURES 3A-3B are cross-sectional views illustrating steps and structures associated with the formation of a damascene device in accordance with one embodiment of the present claimed invention.
FIGURE 4 is a flow chart of steps performed in accordance with one embodiment of the present claimed invention.
The drawings referred to in this description should be understood as not being drawn to scale except if specifically noted. BEST MODE FOR PARRYING OUT THE INVENTION
Reference will now be made in detail to the preferred embodiments of the invention, examples of which are illustrated in the accompanying drawings. While the invention will be described in conjunction with the preferred embodiments, it will be understood that they are not intended to limit the invention to these embodiments. On the contrary, the invention is intended to cover alternatives, modifications and equivalents, which may be included within the spirit and scope ofthe invention as defined by the appended claims. Furthermore, in the following detailed description ofthe present invention, numerous specific details are set forth in order to provide a thorough understanding ofthe present invention. However, it will be obvious to one of ordinary skill in the art that the present invention may be practiced without these specific details. In other instances, well known methods, procedures, components, and circuits have not been described in detail as not to unnecessarily obscure aspects ofthe present invention.
With reference now to Figure 2A, a side sectional view of a damascene structure 200 being formed according to one embodiment ofthe present claimed invention is shown. As an overview, in the present invention, the etch stop layers are selectively patterned to leave the high k value etch stop layer material only where needed to act as an etch stop or barrier layer. In so doing, large portions ofthe relatively high dielectric etch stop layer material can be removed from the intermetal filmstack. As a result, the present invention lowers the overall dielectric constant ofthe intermetal filmstack. The processes and structure ofthe present invention are set forth in detail below. With reference still to Figure 2A, a starting step in the formation of a damascene structure 200 is shown. In the present embodiment, copper, Cu, is used as the metal 202a and 202b; fluorinated silica glass (FSG) is used as the low-k intermetal dielectric 204; and nitride is used as the stop layer material for stop layer 206. Although such materials are recited in the present embodiment, the present invention is also well suited to the use of various other materials for the metal, the low-k intermetal d electric, and/or the stop layer material. For example, in one embodiment, silicon carbide is used as the stop layer material.
Referring still to Figure 2A, in the present embodiment, a blanket coating of etch stop layer material is deposited over the underlying structure comprised of metal 202a and 202b and low-k intermetal dielectric 204. For purposes ofthe following discussion, metal 202a ofthe above- described underlying structure will have an interconnect subsequently formed thereto.
With reference next to Figure 2B, in the present embodiment, after the blanket deposition of stop layer material, the stop layer 206 is patterned using photolithography process steps to selectively remove portions of he blanket coating ofthe etch stop layer material. More specifically, stop layer 206 is patterned to remove the stop layer material from region 208. Additionally, in the embodiment of Figure 2B, the stop layer material is removed from above the areas adjacent to metal 202a and metal 202b. Hence, in the present embodiment, the stop layer material resides primarily over metal 202a and 202b where it may be needed as an etch stop or barrier layer. As a result, the present embodiment reduces the amount of etch stop layer material disposed above the underlying structure. The reduction in the amount of etch stop material beneficially reduces the overall dielectric constant ofthe damascene filmstack.
Referring now to Figure 2C, after the selective removal of portions of the etch stop layer 206, the present embodiment deposits another layer 210 ofthe low-k intermetal dielectric material. In present embodiment, a blanket coating 212 of etch stop layer material is deposited over the underlying structure comprised of metal 202a and 202b, low-k intermetal dielectric 204, etch stop layer portions 206a and 206b, and low-k intermetal dielectric 210.
With reference next to Figure 2C, there are different choices on how to proceed from here depending on the particular dual damascene flow chosen (via-first, trench-first, or self-ahgned). For purposes of the present application, a via-first flow process will be described. Although such a damascene flow is described herein, the present embodiment is also well suited to the use ofthe various other damascene flows. For the via-first process flow ofthe present embodiment, after the blanket deposition ofthe stop layer material (the intermediate layer), the stop layer 212 is patterned using photolithography process steps to selectively remove portions ofthe blanket coating ofthe etch stop layer material. More specifically, stop layer 212 is patterned to remove the stop layer material from region 213. Hence, in the present embodiment, the stop layer material resides primarily above metal 202a and 202b where it may be needed as an etch stop. As a result, the present embodiment reduces the amount of etch stop layer material disposed above the underlying structure. Once again, the reduction in the amount of etch stop material beneficially reduces the overall dielectric constant ofthe damascene filmstack.
Referring now to Figure 2D, the present embodiment deposits another layer 214 ofthe low-k intermetal dielectric material. After the deposition, a photoresist layer 216 is formed and patterned, and is then used as a mask to etch a via 218 down to etch stop layer portion 206a.
With reference next to Figure 2E, photoresist 216 of Figure 2D is stripped and a new layer of photoresist (not shown) is deposited and patterned to act as a mask for the trench etch. The present embodiment then etches trenches 218 and 220. After the trench etch, the intermediate nitride layer 212a and 212b and bottom nitride layer 206a are exposed. The photoresist layer used as a mask for the trench etch is then stripped. Both nitride layers are then etched away with a single etch step, removing most of remaining nitride from the filmstack.
With reference next to Figure 2F, once the nitride layers are removed, barrier and Cu seed layers are then deposited, followed by Cu fill and Cu chemical mechanical poUshing to form structures 222 and 224. Thus, the present embodiment allows for a beneficial reduction in the amount ofthe high dielectric constant stop layer remaining between the metal layers.
In one embodiment, generation ofthe additional masks required for etching ofthe stop layer material is simplified by merely using Ml and M2 masks and biasing them to account for misalignment Therefore, in such an embodiment, the mask used to pattern the first nitride is the Ml mask with each linewidth = Ml linewidth + - 200% of allowable misalignment. Additionally, in another embodiment, the mask for the second stop layer is the Ml mask with each linewidth = Ml linewidth +/- 200% of allowable misalignment.
Referring now to Figure 3 A, in an alternate embodiment 300 ofthe present invention is shown. In this embodiment, the etch stop layer material is preferentially left over metal regions using an overpolishing process. Specifically, in one embodiment, copper, Cu, is used as the metal 302a and 302b; oxide is used as the low-k intermetal dielectric 304; and nitride is used as the stop layer material for stop layer 306. Although such materials are recited in the present embodiment, the present invention is also well suited to the use of various other materials for the metal, the low-k intermetal dielectric, and/or the stop layer material. For example, in one embodiment, silicon carbide is used as the stop layer material.
Referring still to Figure 3A, in the present embodiment, a blanket coating of etch stop layer material is deposited over the underlying structure comprised of metal 302a and 302b and low-k intermetal dielectric 304. The recess ofthe metal 302a and 302b below that ofthe adjacent dielectric layer 304 was obtained by a deliberate overpolish during a metal chemical-mechanical polishing (CMP) process. For purposes ofthe following discussion, metal 302a ofthe above-described underlying structure will have an interconnect subsequently formed thereto. With reference next to Figure 3B, in the present embodiment, after the blanket deposition of stop layer material, the stop layer 306 is polished using a chemical mechanical poUshing process. In so doing, the stop layer material resides primarily above metal 302a and 302b where it may be needed as an etch stop or barrier layer. The present embodiment then continues with the process flow shown in Figures 2C-2F. Hence, the present embodiment eliminates at least one ofthe masks for preferential removal ofthe nitride.
Referring now to Figure 4, a flow chart 400 of steps performed in the present invention is shown. As recited at step 402, and as described above in detail, the present embodiment deposits a blanket coating of etch stop layer material over an underlying structure. The underlying structure includes a first region to which an interconnect will be subsequently be formed.
Referring now to step 404, the present invention then selectively removes portions of theTrtanket coating ofthe etch stop layer material such that the etch stop layer material is removed from above a second region (e.g. region 208 of Figure 2B) ofthe underlying structure. The second region of said underlying structure will not subsequently have said interconnect formed thereto. As a result, the reduction in the amount of etch stop layer material beneficially reduces the overall dielectric constant ofthe damascene filmstack.
Thus, the present invention provides a damascene formed structure and method wherein a high k value etch stop layer does not significantly increase the overall dielectric constant ofthe intermetal filmstack, and wherein the presence of a high k value etch stop layer material does not significantly reduce interconnect performance.
The foregoing descriptions of specific embodiments ofthe present invention have been presented for purposes of illustration and description. They are not intended to be exhaustive or to limit the invention to the precise forms disclosed, and obviously many modifications and variations are possible in Ught ofthe above teaching. The embodiments were chosen and described in order to best explain the principles ofthe invention and its practical appUcation, to thereby enable others skilled in the art to best utiUze the invention and various embodiments with various modifications as are suited to the particular use contemplated. It is intended that the scope ofthe invention be defined by the Claims appended hereto and their equivalents.

Claims

CLAIMS:
1. A method for forming an etch stop layer in a damascene structure, wherein the damascene structure has a reduced overall dielectric constant, said method comprising the steps of: a) depositing a blanket coating of etch stop layer material over an underlying structure, said underlying structure including a first region to which an interconnect will be subsequently be formed; and b) selectively removing portions of said blanket coating of said etch stop layer material such that said etch stop layer material is removed from above a second region of said underlying structure wherein said second region of said underlying structure will not subsequently have said interconnect formed thereto.
2. The method for forming an etch stop layer in a damascene structure as recited in Claim 1 wherein said etch stop layer material is comprised of nitride.
3. The method for forming an etch stop layer in a damascene structure as recited in Claim 1 wherein said etch stop layer material is comprised of silicon carbide.
4. The method for forming an etch stop layer in a damascene structure as recited in any one of Claims 1-3 wherein step b) comprises: using photolithography and etch process steps to selectively remove said portions of said blanket coating of said etch stop layer material.
5. A method for forming an etch stop layer in a damascene structure, wherein the damascene structure has a reduced overall dielectric constant, said method comprising the steps of: a) over polishing a metal portion of a damascene structure in which said metal portion has a dielectric region adjacent thereto, said over polishing of said metal portion causing a top surface of said metal portion to be recessed with respect to a top surface of said adjacent dielectric region; b) depositing a blanket coating of etch stop layer material over said top surface of said metal portion and said top surface of said adjacent dielectric region; and c) selectively polishing portions of said blanket coating of said etch stop layer material such that said etch stop layer material is removed from above at least a portion of said top surface of said adjacent dielectric region and remains above said top surface of said metal portion.
6. The method for forming an etch stop layer in a damascene structure as recited in Claim 5 wherein said etch stop layer material is comprised of nitride.
7. The method for forming an etch stop layer in a damascene structure as recited in Claim 5 wherein said etch stop layer material is comprised of silicon carbide.
8. The method for forming an etch stop layer in a damascene structure as recited in any one of Claims 5-7 wherein step a) comprises: using a chemical mechanical polishing process to over polish said metal portion of said damascene structure.
9. The method for forming an etch stop layer in a damascene structure as recited in any one of Claims 5-8 wherein step c) comprises: using a chemical mechanical polishing process to over selectively remove said portions of said blanket coating of said etch stop layer material.
10. The method as recited in any one of Claims 1-4 further comprising the steps of: c) depositing a layer of intermetal dielectric material above said underlying structure and said remaining portions of said etch stop layer material;
d) depositing a second blanket coating of etch stop layer material above said layer of intermetal dielectric material; and
e) selectively removing portions of said second blanket coating of said etch stop layer material such that said etch stop layer material is removed from above said second region of said underlying structure.
11. The method for forming an etch stop layer in a damascene structure as recited in Claim 10 wherein said etch stop layer material of said second blanket coating is comprised of nitride.
12. The method for forming an etch stop layer in a damascene structure as recited in Claim 10 wherein said etch stop layer material of said second blanket coating is comprised of silicon carbide.
13. The method for forming an etch stop layer in a damascene structure as recited in any one of Claims 10-12 wherein step e) comprises: using photolithography and etch process steps to selectively remove said portions of said second blanket coating of said etch stop layer material.
14. A damascene structure having a reduced overall dielectric constant, said damascene structure comprising: a) an underlying structure including a first region to which an interconnect will be subsequently formed; and b) an etch stop layer selectively disposed above said underlying structure such that said etch stop layer is not disposed above a second region of said underlying structure wherein said second region of said underlying structure will not subsequently have said interconnect formed thereto.
15. The damascene structure having a reduced overall dielectric constant of Claim 14 wherein said etch stop layer material is comprised of nitride.
16. The damascene structure having a reduced overall dielectric constant of Claim 14 wherein said etch stop layer material is comprised of silicon carbide.
EP01906564A 2000-01-20 2001-01-17 Damascene structure and method for forming a damascene structure Withdrawn EP1171913A1 (en)

Applications Claiming Priority (3)

Application Number Priority Date Filing Date Title
US48815400A 2000-01-20 2000-01-20
US488154 2000-01-20
PCT/US2001/001400 WO2001054191A1 (en) 2000-01-20 2001-01-17 Damascene structure and method for forming a damascene structure

Publications (1)

Publication Number Publication Date
EP1171913A1 true EP1171913A1 (en) 2002-01-16

Family

ID=23938523

Family Applications (1)

Application Number Title Priority Date Filing Date
EP01906564A Withdrawn EP1171913A1 (en) 2000-01-20 2001-01-17 Damascene structure and method for forming a damascene structure

Country Status (5)

Country Link
EP (1) EP1171913A1 (en)
JP (1) JP2003520449A (en)
KR (1) KR20020006030A (en)
CN (1) CN1358329A (en)
WO (1) WO2001054191A1 (en)

Families Citing this family (4)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
CN103066013A (en) * 2012-11-02 2013-04-24 上海华力微电子有限公司 Method of improving etching morphology of dual damascene structure dielectric film
KR102307062B1 (en) 2014-11-10 2021-10-05 삼성전자주식회사 Semiconductor device, semiconductor device package and lighting apparatus
CN108780777B (en) * 2016-02-02 2023-02-17 东京毅力科创株式会社 Self-aligning metal and vias using selective deposition
US11069526B2 (en) * 2018-06-27 2021-07-20 Taiwan Semiconductor Manufacturing Co., Ltd. Using a self-assembly layer to facilitate selective formation of an etching stop layer

Family Cites Families (4)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
JPH06140396A (en) * 1992-10-23 1994-05-20 Yamaha Corp Semiconductor device and manufacture thereof
DE4400200C2 (en) * 1993-01-05 1997-09-04 Toshiba Kawasaki Kk Semiconductor device with improved wiring structure and method of manufacturing the same
JP3159093B2 (en) * 1996-12-25 2001-04-23 日本電気株式会社 Semiconductor device and method of manufacturing the same
US6251786B1 (en) * 1999-09-07 2001-06-26 Chartered Semiconductor Manufacturing Ltd. Method to create a copper dual damascene structure with less dishing and erosion

Non-Patent Citations (1)

* Cited by examiner, † Cited by third party
Title
See references of WO0154191A1 *

Also Published As

Publication number Publication date
WO2001054191A1 (en) 2001-07-26
CN1358329A (en) 2002-07-10
JP2003520449A (en) 2003-07-02
KR20020006030A (en) 2002-01-18

Similar Documents

Publication Publication Date Title
US5635423A (en) Simplified dual damascene process for multi-level metallization and interconnection structure
US6627539B1 (en) Method of forming dual-damascene interconnect structures employing low-k dielectric materials
US6744090B2 (en) Damascene capacitor formed in metal interconnection layer
US10937694B2 (en) Chamferless via structures
US6051496A (en) Use of stop layer for chemical mechanical polishing of CU damascene
JP3778487B2 (en) Method for forming metal capacitor
US6352917B1 (en) Reversed damascene process for multiple level metal interconnects
US6800549B2 (en) Method of fabricating semiconductor device including forming contact hole with anisotropic and isotropic etching and forming discontinuous barrier layer
US6734559B1 (en) Self-aligned semiconductor interconnect barrier and manufacturing method therefor
US6169028B1 (en) Method fabricating metal interconnected structure
US6465345B1 (en) Prevention of inter-channel current leakage in semiconductors
US6417095B1 (en) Method for fabricating a dual damascene structure
US6350695B1 (en) Pillar process for copper interconnect scheme
US20190311948A1 (en) Fully aligned via in ground rule region
US6380082B2 (en) Method of fabricating Cu interconnects with reduced Cu contamination
WO2001054191A1 (en) Damascene structure and method for forming a damascene structure
CN102054750A (en) Method for forming interconnecting structure
EP1184903B1 (en) Method for forming a self-aligned dual damascene interconnection
WO2002054483A2 (en) A dual damascene integration scheme using a bilayer interlevel dielectric
US6468897B1 (en) Method of forming damascene structure
US7112537B2 (en) Method of fabricating interconnection structure of semiconductor device
US7083899B2 (en) Method for manufacturing a semiconductor device
US5976967A (en) Dual damascene process for multi-level metallization and interconnection structure
KR100652300B1 (en) Method for manufacturing metal line of semiconductor device by using damascene
KR100311047B1 (en) Copper wiring layer using aluminium pillar in semiconductor device and formation method thereof

Legal Events

Date Code Title Description
PUAI Public reference made under article 153(3) epc to a published international application that has entered the european phase

Free format text: ORIGINAL CODE: 0009012

AK Designated contracting states

Kind code of ref document: A1

Designated state(s): AT BE CH CY DE DK ES FI FR GB GR IE IT LI LU MC NL PT SE TR

17P Request for examination filed

Effective date: 20020128

RBV Designated contracting states (corrected)

Designated state(s): DE FR GB

STAA Information on the status of an ep patent application or granted ep patent

Free format text: STATUS: THE APPLICATION HAS BEEN WITHDRAWN

18W Application withdrawn

Effective date: 20060202