EP1142116A1 - Generateur de courant multiniveaux a commande numerique et systeme de test d'endurance de composant equipe d'un tel generateur - Google Patents
Generateur de courant multiniveaux a commande numerique et systeme de test d'endurance de composant equipe d'un tel generateurInfo
- Publication number
- EP1142116A1 EP1142116A1 EP99958270A EP99958270A EP1142116A1 EP 1142116 A1 EP1142116 A1 EP 1142116A1 EP 99958270 A EP99958270 A EP 99958270A EP 99958270 A EP99958270 A EP 99958270A EP 1142116 A1 EP1142116 A1 EP 1142116A1
- Authority
- EP
- European Patent Office
- Prior art keywords
- current
- generator
- digital
- generators
- components
- Prior art date
- Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
- Withdrawn
Links
Classifications
-
- H—ELECTRICITY
- H03—ELECTRONIC CIRCUITRY
- H03K—PULSE TECHNIQUE
- H03K4/00—Generating pulses having essentially a finite slope or stepped portions
- H03K4/02—Generating pulses having essentially a finite slope or stepped portions having stepped portions, e.g. staircase waveform
-
- G—PHYSICS
- G01—MEASURING; TESTING
- G01R—MEASURING ELECTRIC VARIABLES; MEASURING MAGNETIC VARIABLES
- G01R27/00—Arrangements for measuring resistance, reactance, impedance, or electric characteristics derived therefrom
- G01R27/02—Measuring real or complex resistance, reactance, impedance, or other two-pole characteristics derived therefrom, e.g. time constant
- G01R27/14—Measuring resistance by measuring current or voltage obtained from a reference source
Definitions
- the present invention relates to a multilevel current generator with digital control, in particular of the bidirectional type, and a component endurance test system equipped with such a generator.
- the endurance tests of conductive electrical elements make it possible to establish the service lives of components, circuits or parts of circuits, i.e. the period of use after which the elements considered are destroyed or liable to malfunction.
- the destruction of the elements is generally characterized by a sudden variation in impedance, measured at constant current.
- a particular type of endurance test may consist in measuring over time the effects of the migration of the material of interconnection strips to other parts of the circuit. The invention thus applies, in general to the implementation of endurance tests of electrical elements or components and in particular of resistive components.
- Component endurance tests include component aging phases, during which a current generally having an intensity greater than the intensity of a nominal current of the components, and test phases during which their electrical characteristics are measured.
- the aging phases can be further accelerated by subjecting the components to other constraints such as temperature or radiation constraints.
- the components are, for example, placed in an oven.
- the equipment intended to carry out the endurance tests comprises current generators for applying to the components an aging and / or measurement current.
- Figure 1 attached is a graph showing the value of the current imposed on a circuit tested for a period ta.
- the continuous current la is kept constant throughout the aging phase, that is to say throughout the duration ta.
- the applied current can be a pulse current in the form of a rectangular signal.
- the circuit tested receives alternately a current of intensity Ib and a current of zero intensity.
- a cyclic ratio P1 / P2 is defined which can be adjusted.
- the signal frequency can be adjusted.
- the rectangular impulse signal can be of the bidirectional type, that is to say take alternately positive and negative values of current intensity.
- Document (3) describes in particular an endurance test system with multilevel generators (two levels).
- the known devices for carrying out endurance tests suffer from a certain number of limitations among which one can retain, the relatively long duration of the aging periods, the size of the generators and their price.
- the size and cost of the generators constitutes a handicap when a large number of (identical) circuits must be tested simultaneously for the purposes of statistical study of their aging.
- the size of the generators also constitutes a nuisance when the circuits must be subjected to a particular environment such as an oven for example.
- the size of the generators still constitutes a nuisance when the length of the links between the generator and the circuit is too great. The greater this length, the more the dynamic performance (switching speed) is limited.
- the speed of switching between the current values of the multilevel signal applied to the components during the aging phases is not very fast.
- a slow switching frequency has the effect of prolonging the duration of the aging phases, or does not make it possible to carry out measurements requiring high switching frequencies.
- a slow switching frequency one can study for example the band from 10 KHz to 100 KHz but it is not possible to access frequencies of the order of 10 megahertz.
- the object of the present invention is to propose a current generator and a test system, equipped with the generator, making it possible to overcome the difficulties mentioned above.
- One aim is in particular to propose a generator capable of delivering a high frequency signal with abrupt transitions between different current levels.
- Another aim is to propose an economical and compact generator built around a reduced number of components.
- Another aim is to propose a generator of the multilevel type and with bidirectional current.
- Another object of the invention is to propose such a generator which can be controlled and programmed digitally, for example from a personal computer, so as to adapt its characteristics to the type of circuits to be tested.
- an aim is to propose a complete test system, integrating one or more current generators of the invention and making it possible to carry out endurance tests automatically.
- the invention more specifically relates to a digitally controlled multilevel current generator, which comprises: a digital input capable of receiving digital data corresponding in particular to current levels,
- At least one digital-anological converter capable of converting digital data into analog voltages
- clocked electronic switch connected between the digital-analog converter and a current output of said current generator, via a current voltage converter.
- the clocked electronic switch is the essential organ which fixes the frequency, the period and the duty cycle of the multilevel signal delivered by the generator.
- Such a switch of a type known per se, is capable of carrying out abrupt transitions between voltage values at a frequency much higher than the logic switching frequency of known devices.
- Switching times less than 10 nsec are possible while digital-analog conversion times are greater than 100 nsec.
- the device of the invention makes it possible to use cables of size less than 20 cm between the generator and the circuit to be tested.
- the electronic switch has two inputs, one being connected to a digital-to-analog converter and the other being connected to ground. Switching is done then between the two entries.
- the switch may, however, have a greater number of inputs, connected to two or more converters. Switching is then made between the different inputs connected to the converters and possibly one (or more) input (s) connected to ground.
- the voltage values at the switch output are transformed into an output current signal by the voltage-current converter.
- the frequency of this signal can reach and even exceed ten megahertz.
- the digital input which can be connected to a computer, receives digital data making it possible to set the value of the voltage levels delivered by each digital-analog converter and therefore the current levels at the output of the generator.
- the generator is preferably of the multilevel type and comprises, as indicated above, for each output level, with the exception of the zero current (ground) output level, an analog-digital converter. Each converter is connected to an input channel of the clocked electronic switch.
- the generator can comprise for each digital-analog converter a corresponding memory for storing digital data.
- a particular configuration of the generator that is to say a set of particular values of the output currents can be stored directly in the generator. This makes it possible to limit the number of electrical connections between the generator and the latter's programming means. According to a particular possibility of realization of the generator, it can include:
- At least one first analog-digital converter for delivering positive analog voltages
- the generator may include a plurality of converters for delivering positive voltages and fixing, for example, a plurality of positive values of the output current, as well as a plurality of converters corresponding to negative values of the current.
- the subject of the invention is also a system for testing the endurance of components comprising:
- the component test means are understood to be means making it possible to measure one or more physical, and in particular electrical, characteristics of the components and thus assess their aging, their operating state or their destruction.
- generator control means means means making it possible to fix at least one parameter chosen from the values of the currents of output delivered by the generator, frequency, duration and duty cycle of its output signal.
- the control means can in particular be connected to the digital input of the current generator (s) to modify the digital input value of the digital-anological converters.
- the control means can also include, clock signal generators, or "clock generators", connected to the current generators to control the clocked electronic switches respectively.
- the clock signals are, for example, square-wave signals (rectangular).
- the current generators may comprise a number N of digital-analog converters and be associated with an equivalent number N of clock signal generators.
- the clock signal generators are connected to the clocked switches of said current generators to drive them.
- the clock signal generators can optionally be associated with a logic unit, and are designed to control, for example, the frequency and the duty cycle of the clocked switch (s).
- the test system of the invention can be used for a single component. It is however preferably designed for the endurance test of a plurality of components comprising a corresponding plurality of current generators, each current generator being respectively connected to a component.
- control means can be designed or programmed so as to establish each current generator either in a component aging regime or in a test regime.
- the clocked switch In the aging regime, the clocked switch is actuated and the generator delivers a multilevel current output.
- the test regime the clocked switch is maintained in a determined switching state and delivers a corresponding, constant and continuous current output.
- the test system in which the test system is provided with a plurality of current generators associated with a plurality of components, at least one generator can be established in the test regime while the other generators are established in an aging diet.
- a multiplexer can be provided for sequentially connecting the test means to a component associated with the generator established in the test regime.
- - Figure 1 already described, is a graph indicating a form of current signal that can be delivered by a known current generator in an endurance test system.
- - Figure 2 already described, is a graph showing another form of current signal that can be delivered by a known current generator in an endurance test system.
- - Figure 3 is a simplified schematic view of a test system with a plurality of current generators, according to the invention.
- FIG. 4 is a simplified schematic view of a current generator according to
- FIG. 5 is a simplified schematic view of a detail of an alternative embodiment of the generator of Figure 4.
- FIG. 6 is a graph showing an example of an output signal that can be delivered by a generator according to invention.
- FIG. 3 shows an endurance test equipment for a plurality of components, identified by the reference 10 and of which only three are shown. Each component 10 is connected to the output terminals 12 of a current generator 14 conforming to
- the current generators each have a digital programming input 16, which is connected to a personal microcomputer 18.
- the current generator associated with each component to be tested is designed to operate either in an aging regime of the component, during which it applies to the component a multilevel signal bidirectional high frequency either in a test regime.
- various measurements of the component can be carried out. This is for example the analysis of the deformation of a signal or the measurement of a propagation time of a signal in the component.
- the component test simply consists in measuring its impedance.
- a direct and constant current is applied to the component under test while the resulting voltage at the terminals of the component is measured.
- a plurality of components are subjected to an aging regime and their impedance is tested at predetermined time intervals.
- the test of each component includes the application of a direct current of predetermined value, the measurement of a voltage across the terminals of the component and the establishment of the value of the impedance. After the test, the component returns to the aging regime.
- the component operating according to the test regime is connected to a voltmeter 22.
- a multiplexer 24 is provided for this purpose for successively and sequentially connecting each component to the voltmeter via a bus 26.
- the voltmeter is also connected to the microcomputer 18 to authorize the entry and the exploitation of the measurement results.
- test can be carried out other than by using direct current.
- the resistance of the component is then established for example by measuring its rise time, in response to the pulse signal.
- the references 30 indicate clock generators delivering rectangular signals in slots.
- the clock generators 30 are connected to the microcomputer, so as to be able to control the frequency and the duty cycle of the signals in slots.
- each clock generator 30 is connected to one or more current generators 14 via a bus 32.
- each clock generator 30 is thus connected to all of the generators current.
- a reduced number of current generators can be connected to a group of clock generators.
- the assembly formed by the microcomputer and the clock generators is considered to constitute means for controlling the current generators.
- the references 34 and 36 respectively designate a memory and a printer connected to the microcomputer. They are used to record and print generator operating parameters, as well as component test measurements.
- the current generator of FIG. 4 is essentially built around an electronic switch clocked 40. Such a switch is known per se and sometimes designated by "analog multiplexer". Controlled by a control system, such as for example a system of programmable clocks
- clock generators it allows one of its input terminals to be connected to an output terminal. Switching between the output terminal and the various input terminals can take place in a predetermined sequence.
- the electronic switch 40 has a positive input channel
- the switch output is labeled 50.
- the setpoint voltages are respectively supplied by a digital-analog converter (D / A) 52a for the positive channel and a D / A converter 52b for the negative channel.
- the converters deliver analog voltages which are a function of digital values received from digital input 16 and stored respectively in memories 54a and 54b associated with the D / A converters.
- the generator can thus be reconfigured at will according to the circuits or components to be tested.
- the electronic switch receives timing or clock signals from two clock generators 30a and 30b. These rectangular signals each have an adjustable frequency, phase and duty cycle via the microcomputer already mentioned.
- the operation of the switch that is to say the switching sequence which it operates, can be understood as resulting from a (logical) combination of the timing signals using logical operators for example “OR”, “ AND “,” NAND “,” NOR “, etc.
- the signals from the first clock generator 30a can be used to switch the output of the switch between a zero value (ground) and a non-zero value.
- the signals from the second clock generator 30b can be used to determine which of the input channels, positive or negative, is connected to the output during switching corresponding to the non-zero value.
- the output 50 of the electronic switch 40 is connected to one of the output terminals 12 by means of a voltage-current converter 56 which delivers a current proportional to the voltage applied to it.
- the second output terminal is connected to ground.
- the output of the voltage-current converter 56 is connected to the output terminal 12 via a calibration resistor selected by an inverter 58 between two resistors 60 of different values.
- the calibration resistor can also be selected from a larger number of resistors.
- a link arrow 62 indicates the possibility of controlling the inverter 58 from a signal applied to the digital input 16.
- An additional measurement resistor 64 provided between the second output terminal 12 and the ground is provided for possibly observing the output current on an oscilloscope or for checking, by example, the switching time of the dynamic signal in order to access the measurement of variation of the impedance of the element to be tested.
- figure 5 shows a part of a generator with a greater number of values of exit.
- the current generator of FIG. 5 is of the multilevel and bidirectional type, that is to say that it is capable of delivering several current values and a current flowing alternately in opposite directions.
- the generator comprises a number i of D / A converters 52al to 52ai with memories 54al to 54ai, corresponding to positive input channels of an electronic switch 40, and a number i of converters 52bl to 52bi with memories 54bl to 54bi, corresponding to the negative input channels of the switch.
- the timing of the switch that is to say the switching sequence of the inputs and the time during which each input is connected to the output of the switch is ensured by one or more clock generators 30.
- the signals coming from the generators of The programmable clocks can be transmitted to the switch 40 via a logic unit 31 to perform a logical combination of the clock signals (slots). More precisely, the timing of the switch, that is to say the switching sequence of the inputs and the duration during which each input is connected to the output of the switch, can be ensured by one or more clock generators 30, or by a logic unit 31 carrying out the predetermined timing paced by the combination of one or more clock generators 30.
- the logic unit can be integrated into the switch.
- a number n of clock generators makes it possible to obtain a number 2 n of logical combinations.
- FIG. 6 shows the output signal of a current generator according to the invention comprising two D / A converters for the positive channels of the electronic switch and three D / A converters for the negative channels.
- the positive values of the current are I p ⁇ and I P2
- the negative values of the current are I n ⁇ , I n2 and
- the references Pi, P 2 , 0, Ni, N 2 , N 3 the durations during which the current values I p ⁇ , I p2 , 0, I n ⁇ , I n2 and I n3 are respectively maintained.
- the letters t c indicate the total duration of an aging cycle.
- a generator capable of delivering a high frequency current signal.
- the generator has only a reduced number of components, it can be miniaturized and placed near the components to be tested.
- the use of current generators placed near the components to be tested makes it possible to reduce the length of connection wires and further increase the high frequency behavior during aging phases.
Landscapes
- Physics & Mathematics (AREA)
- General Physics & Mathematics (AREA)
- Tests Of Electronic Circuits (AREA)
Abstract
Description
Claims
Applications Claiming Priority (3)
Application Number | Priority Date | Filing Date | Title |
---|---|---|---|
FR9815602 | 1998-12-10 | ||
FR9815602A FR2787196B1 (fr) | 1998-12-10 | 1998-12-10 | Generateur de courant multiniveaux a commande numerique et systeme de test d'endurance de composant equipe d'un tel generateur |
PCT/FR1999/003054 WO2000035090A1 (fr) | 1998-12-10 | 1999-12-08 | Generateur de courant multiniveaux a commande numerique et systeme de test d'endurance de composant equipe d'un tel generateur |
Publications (1)
Publication Number | Publication Date |
---|---|
EP1142116A1 true EP1142116A1 (fr) | 2001-10-10 |
Family
ID=9533822
Family Applications (1)
Application Number | Title | Priority Date | Filing Date |
---|---|---|---|
EP99958270A Withdrawn EP1142116A1 (fr) | 1998-12-10 | 1999-12-08 | Generateur de courant multiniveaux a commande numerique et systeme de test d'endurance de composant equipe d'un tel generateur |
Country Status (3)
Country | Link |
---|---|
EP (1) | EP1142116A1 (fr) |
FR (1) | FR2787196B1 (fr) |
WO (1) | WO2000035090A1 (fr) |
Families Citing this family (1)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
FR3085788B1 (fr) | 2018-09-12 | 2020-11-27 | Framatome Sa | Procede de protection d'un reacteur nucleaire et reacteur nucleaire correspondant |
Family Cites Families (2)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
US4144577A (en) * | 1977-10-14 | 1979-03-13 | The United States Of America As Represented By The Secretary Of The Air Force | Integrated quantized signal smoothing processor |
FR2617975B1 (fr) * | 1987-07-09 | 1990-01-19 | Commissariat Energie Atomique | Systeme automatique de tests d'endurance d'une pluralite d'elements electriques conducteurs |
-
1998
- 1998-12-10 FR FR9815602A patent/FR2787196B1/fr not_active Expired - Fee Related
-
1999
- 1999-12-08 EP EP99958270A patent/EP1142116A1/fr not_active Withdrawn
- 1999-12-08 WO PCT/FR1999/003054 patent/WO2000035090A1/fr not_active Application Discontinuation
Non-Patent Citations (1)
Title |
---|
See references of WO0035090A1 * |
Also Published As
Publication number | Publication date |
---|---|
FR2787196A1 (fr) | 2000-06-16 |
WO2000035090A1 (fr) | 2000-06-15 |
FR2787196B1 (fr) | 2001-01-05 |
Similar Documents
Publication | Publication Date | Title |
---|---|---|
EP0504062A1 (fr) | Circuit intégré à impédances asservies et application aux émetteurs-récepteurs, notamment pour la communication entre unités d'un système informatique | |
EP0146661B1 (fr) | Procédé de diagnostic électrique pour identifier une cellule défectueuse dans une chaîne de cellules formant un registre à décalage | |
EP0020999B1 (fr) | Procédé de mesure du temps d'accès d'adresse de mémoires, mettant en oeuvre la technique de recirculation des données, et testeur en résultant | |
FR2497608A1 (fr) | Procede pour determiner l'etat de decharge d'une pile electrique et dispositif pour la mise en oeuvre de ce procede | |
EP1042679B1 (fr) | Circuit electronique de surveillance de tension electrique | |
FR2583169A1 (fr) | Procede et appareil de mesure de capacite | |
FR2551231A1 (fr) | Circuit de controle parametrique en courant alternatif | |
EP0463964B1 (fr) | Système d'émission-réception d'ultrasons | |
FR2661788A1 (fr) | Dispositif de simulation pour moteur pas a pas. | |
EP1142116A1 (fr) | Generateur de courant multiniveaux a commande numerique et systeme de test d'endurance de composant equipe d'un tel generateur | |
FR2532494A1 (fr) | Procede et dispositif de controle simultane de plusieurs convertisseurs numerique-analogique | |
FR2749083A1 (fr) | Agencement pour le controle de la charge d'un ensemble modulaire de cellules electrochimiques raccordees en serie et module correspondant de mesure pour cellule | |
EP0298865B1 (fr) | Système automatique de tests d'endurance d'une pluralité d'éléments électriques conducteurs | |
EP0866562A1 (fr) | Dispositif de conversion analogique/numérique muni d'un agencement de calibration de gain. | |
FR2662259A1 (fr) | Dispositif automatique pour la mesure de caracteristiques concernant des composants electroniques. | |
EP0092284B1 (fr) | Procédé et système de transmission de données sur une ligne d'alimentation | |
EP0729672B1 (fr) | Ensemble de commutation electrique | |
EP0025377B1 (fr) | Dispositif de commutation d'un condensateur de stockage, intégrateur et échantillonneur comportant un tel dispositif | |
FR2829265A1 (fr) | Detection d'une variation de l'environnement d'un circuit integre | |
EP1144956B1 (fr) | Dispositif d'acquisition d'etats logiques de multiples capteurs | |
EP0934615B1 (fr) | Procede et dispositif de gestion du fonctionnement sous irradiation d'un composant electronique a transistors mos complementaires | |
EP1231563A1 (fr) | Alimentation asservie pour liaison serie, de type maitre esclave | |
EP0379817B1 (fr) | Circuit intégré à décalage compensé et procédé pour sa mise en oeuvre | |
FR2616548A1 (fr) | Dispositif de test de l'impedance d'une ligne de puissance et son application au test d'amorces de moyens pyrochniques | |
FR2509895A1 (fr) | Memoire a tores commandee par un tore auxiliaire |
Legal Events
Date | Code | Title | Description |
---|---|---|---|
PUAI | Public reference made under article 153(3) epc to a published international application that has entered the european phase |
Free format text: ORIGINAL CODE: 0009012 |
|
17P | Request for examination filed |
Effective date: 20010517 |
|
AK | Designated contracting states |
Kind code of ref document: A1 Designated state(s): AT BE CH CY DE DK ES FI FR GB GR IE IT LI LU MC NL PT SE |
|
GRAG | Despatch of communication of intention to grant |
Free format text: ORIGINAL CODE: EPIDOS AGRA |
|
17Q | First examination report despatched |
Effective date: 20020213 |
|
GRAG | Despatch of communication of intention to grant |
Free format text: ORIGINAL CODE: EPIDOS AGRA |
|
GRAH | Despatch of communication of intention to grant a patent |
Free format text: ORIGINAL CODE: EPIDOS IGRA |
|
STAA | Information on the status of an ep patent application or granted ep patent |
Free format text: STATUS: THE APPLICATION IS DEEMED TO BE WITHDRAWN |
|
18D | Application deemed to be withdrawn |
Effective date: 20020910 |