EP1129485B1 - Electronic component and use of a protective structure contained therein - Google Patents

Electronic component and use of a protective structure contained therein Download PDF

Info

Publication number
EP1129485B1
EP1129485B1 EP00907422A EP00907422A EP1129485B1 EP 1129485 B1 EP1129485 B1 EP 1129485B1 EP 00907422 A EP00907422 A EP 00907422A EP 00907422 A EP00907422 A EP 00907422A EP 1129485 B1 EP1129485 B1 EP 1129485B1
Authority
EP
European Patent Office
Prior art keywords
protective structure
electronic component
conductive
tungsten
conductive surfaces
Prior art date
Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
Expired - Lifetime
Application number
EP00907422A
Other languages
German (de)
French (fr)
Other versions
EP1129485A1 (en
Inventor
Heinz Opolka
Paul-Werner Von Basse
Thomas Scheiter
Rainer Grossmann
Christian Peters
Reinhard Fischbach
Andreas Gaymann
Thomas Rosteck
Domagoj Siprak
Thorsten Sasse
Reinhard GÖLLNER
Justin Bierner
Michael Melzl
Klaus Hammer
Markus Witte
Current Assignee (The listed assignees may be inaccurate. Google has not performed a legal analysis and makes no representation or warranty as to the accuracy of the list.)
Infineon Technologies AG
Original Assignee
Infineon Technologies AG
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by Infineon Technologies AG filed Critical Infineon Technologies AG
Publication of EP1129485A1 publication Critical patent/EP1129485A1/en
Application granted granted Critical
Publication of EP1129485B1 publication Critical patent/EP1129485B1/en
Anticipated expiration legal-status Critical
Expired - Lifetime legal-status Critical Current

Links

Images

Classifications

    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L27/00Devices consisting of a plurality of semiconductor or other solid-state components formed in or on a common substrate
    • H01L27/02Devices consisting of a plurality of semiconductor or other solid-state components formed in or on a common substrate including semiconductor components specially adapted for rectifying, oscillating, amplifying or switching and having potential barriers; including integrated passive circuit elements having potential barriers
    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L23/00Details of semiconductor or other solid state devices
    • H01L23/58Structural electrical arrangements for semiconductor devices not otherwise provided for, e.g. in combination with batteries
    • H01L23/60Protection against electrostatic charges or discharges, e.g. Faraday shields
    • GPHYSICS
    • G06COMPUTING; CALCULATING OR COUNTING
    • G06VIMAGE OR VIDEO RECOGNITION OR UNDERSTANDING
    • G06V40/00Recognition of biometric, human-related or animal-related patterns in image or video data
    • G06V40/10Human or animal bodies, e.g. vehicle occupants or pedestrians; Body parts, e.g. hands
    • G06V40/12Fingerprints or palmprints
    • G06V40/13Sensors therefor
    • G06V40/1329Protecting the fingerprint sensor against damage caused by the finger
    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2924/00Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
    • H01L2924/0001Technical content checked by a classifier
    • H01L2924/0002Not covered by any one of groups H01L24/00, H01L24/00 and H01L2224/00

Definitions

  • the invention relates to an electronic component and the use of a protective structure provided in the electronic component as protection against electrostatic discharge.
  • electronic components have usually been provided within a housing from which lead out supply lines for supplying the power supply or for supplying and / or discharging signals.
  • CMOS technology are very sensitive to electrostatic discharge. It comes in the device by externally acting on the component potential differences to charge shifts, which ultimately leads to an overvoltage on one or more of the so-called.
  • Gate capacitors so that here it leads to a direct discharge between the individual plates of said gate capacitor comes, which usually leads to the destruction of the component.
  • Such an electrostatic charge which then discharges destructively, may be caused, for example, by contact, and protection against this is afforded in electronics laboratories, for example, by mounting the components on a conductive foam rubber. Furthermore, often carry people who come into contact with these components in electronics laboratories corresponding grounding straps, so that by touching no charging can occur.
  • appropriate precautions are provided for the production by means of assembly systems, in which the components are mounted on printed circuit boards.
  • a fundamental disadvantage of such an ESD protection is that it costs "chip area" which does not contribute anything to the actual functionality of the electronic component.
  • Another disadvantage of such ESD protection is that it often changes the functionality of the device without this ESD protection. Due to the ESD protection, there is often a reaction to the sensitivity and / or dynamics of the component.
  • CSP chip size packages
  • sensors are increasingly being manufactured as semiconductor devices. Both in CSP and when used as a sensor, the device has a total or at least a proportionately relatively large area to the environment freely accessible.
  • Such components are also fingerprint sensors, which consist of a matrix of many individual capacities. It is provided that the finger, from which an impression is to be taken, directly touches the component. Especially in such a case, a static charge can easily occur because in the normal use of such a sensor, it is unacceptable for the finger to be grounded for discharge before use. Even with mobile devices in which a fingerprint sensor is provided, for example in a cell phone, the risk remains that it comes by carrying around the device to an electrostatic charge.
  • a fingerprint sensor device in which an electrically conductive layer is arranged under a ground plate.
  • the invention is now based on the object to provide an electronic component, in which even if a considerable part is not surrounded by a housing, a secure ESD protection is provided. This object is achieved with the means specified in claim 1 and 7, respectively.
  • the strip-shaped, oblique forming of the protective structure leads to the gap areas directed non-planar ends having the effect of a lightning arrester.
  • the formation of the protective structure in a structure width of 1 ⁇ m-5 ⁇ m is particularly easy to handle. Furthermore, the formation of a grid-like protective structure combines easy manufacturability with high efficiency as ESD protection with minimized material requirements.
  • a dielectric layer 2 which is provided for separating active or conductive structures of contact surfaces or overlying conductive surfaces, is located on the surface 1 of a semiconductor chip.
  • a conductive surface 4 or 4 ' is directly formed in the illustrated embodiment on the dielectric layer 2, wherein spaces between the electrically conductive surfaces 4 and 4' filled with an oxide 3 are that the electrically conductive surfaces 4 and 4 'also separated from the overlying nitride layer 5.
  • the electrically conductive surfaces 4 should be individual sensor elements of a fingerprint sensor.
  • the electrically conductive surfaces 4 each represent a capacitor surface, while the finger as such forms the opposite capacitor surface.
  • a nitride layer 5 is formed, which may also be composed of several layers. In the nitride layer 5 recesses are provided, which are filled with tungsten.
  • the arrangement is such that a finger F, whose impression is to be scanned, and which is to be placed on the surface of this structure, with the electrically conductive surfaces 4 further forms a capacitor, since the tungsten structure 6 in the intermediate regions Z, between the electrically conductive surfaces 4 is arranged. If the finger F is electrically charged, then this is discharged when the tungsten structure 6 is grounded, as indicated in Fig. 1.
  • the fingerprint sensor has a suitable structure in which the oxide surrounding the conductive areas 4 has a thickness of approximately 250 nm, the nitride has a thickness of 1500 nm, the depth of the recesses for the tungsten structure 6 is approximately 370 to 700 nm, and the width of the recesses is about 1 micron.
  • Fig. 2 the use of the tungsten structure 6 is shown in a surface mount electronic device as in CSP.
  • a conductive surface 14 formed in an oxide is exposed to the surface through the protective nitride 5 therethrough.
  • the thus forming Opening 7 serves to contact the conductive pads 14 serving as a contact pad in surface mounting on a printed circuit board.
  • the opening 7 is then filled with a solder or a conductive adhesive.
  • the conductive protective structure 6, which is also formed in the illustrated embodiment as a tungsten structure, also serves here when it is grounded as protection against electrostatic discharge. It acts as it were for the component as a Faraday cage.
  • the use of tungsten is not mandatory, but compared to other AL alloys currently used in semiconductor technology, tungsten has a maximum current density increased by a factor of 6 and the melting point of tungsten, at 3410 ° C., is significantly higher than that of a conventional aluminum alloy (AlSiCu / 660 ° C).
  • the tungsten structure 6 is formed above conductive surfaces 4 'lying in the same plane as the conductive surfaces 4. This is chosen because the conductive surfaces 4 'need not be accessible from outside.
  • the conductive surfaces 4 and 14 are shown. It is omitted in this illustration on cover layers. That is, the conductive surfaces 4 as contact surfaces 14 as described with reference to FIG. 2 as well as the capacitor plate 4 will be described with reference to FIG.
  • the conductive tungsten structure 6 is lattice-shaped as seen from above formed, wherein it is obliquely aligned with the side surfaces of the conductive surfaces 4 and 14 respectively.
  • projections or tips which are particularly well suited for protection against electrostatic discharge, form at the edges in the structure.
  • This grid structure thus has at the edges to the conductive surfaces 4, a similar effect as lightning conductors.
  • conductive surfaces 4 ' are shown, which are covered by the tungsten grating 6, since the conductive surfaces 4' do not have to be accessible upwards.
  • the fingerprint sensor which is shown in a section, consists of a substrate 10, on the surface of which an active structure in the form of an integrated circuit may be formed, but need not necessarily be present for the present invention. Above this, on a part of the substrate surface, there is a structure of polysilicon 9, which in turn is covered with a boron-phosphorus-silicon-oxide glass layer 8. Above this there is a first metallization layer with metallization paths, which are not described in greater detail, and which are covered by a dielectric layer 2. This is the same dielectric layer as already known from the illustration according to FIG. 1 or FIG. 2. The overlying structure corresponds to the structure of FIG. 1 or FIG. 2. The entire component in turn is surrounded by a housing 11, which leaves a surface of the device, but it is pulled around the edge so that it rests on the surface ,
  • vias are provided by the surface through all the layers described above up to the substrate, which is connected to ground.
  • the lying on the surface part of the via is in turn electrically connected to the tungsten structure 6.
  • the frame surrounding the exposed chip surface of the housing 11 is provided with a ground frame 12.
  • connection between the ground frame and the tungsten structure 6 can also be generated via a conductive adhesive.
  • the ground frame 12 must be pulled around so far that it rests on the tungsten structure 6. It suffices to connect the arrangement of the mass frame 12, similar to that shown in FIG. 4, to the tungsten structure 6 via a conductive adhesive connection 13 in the proximity region (see FIG. 5 a).
  • Fig. 6 the production of the tungsten structure is shown schematically.
  • the nitride is applied, which is treated lithographically, followed by a Nitridgrabenurbanung for the formation of the recesses described above is performed.
  • tungsten is applied by means of a CVD process step (chemical vapor deposition).
  • the tungsten which is applied over the whole area, is then removed down to the height of the nitride layer.
  • the different removal processes shown in I and II lead to different waviness of the structure.
  • a structure width between 1 and 10 ⁇ m can be provided for the tungsten structure.
  • the invention described above is not limited to semiconductor devices only. It is equally applicable to future technologies such as electronic circuits in polymer switch technology.
  • the invention is particularly advantageous when these components are freely accessible as sensors, with fingerprint sensors are only an example.
  • Such an application can already be predicted, for example, for use on smart cards, where there is a desire for resilient, elastic and protected against environmental influences fingerprint sensors to reliably determine the identity of the user can.

Landscapes

  • Engineering & Computer Science (AREA)
  • Power Engineering (AREA)
  • Physics & Mathematics (AREA)
  • General Physics & Mathematics (AREA)
  • Condensed Matter Physics & Semiconductors (AREA)
  • Computer Hardware Design (AREA)
  • Microelectronics & Electronic Packaging (AREA)
  • Multimedia (AREA)
  • Human Computer Interaction (AREA)
  • Theoretical Computer Science (AREA)
  • Image Input (AREA)
  • Semiconductor Integrated Circuits (AREA)
  • Measurement Of Length, Angles, Or The Like Using Electric Or Magnetic Means (AREA)
  • Fixed Capacitors And Capacitor Manufacturing Machines (AREA)
  • Measurement Of The Respiration, Hearing Ability, Form, And Blood Characteristics Of Living Organisms (AREA)
  • Metal-Oxide And Bipolar Metal-Oxide Semiconductor Integrated Circuits (AREA)
  • Elimination Of Static Electricity (AREA)
  • Emergency Protection Circuit Devices (AREA)
  • Credit Cards Or The Like (AREA)

Abstract

An electronic component is described and has a dielectric layer which is constructed on a substrate, conductive surfaces that are constructed on the dielectric layer, and an electrically conductive guard structure. The guard structure is disposed in a plane above the conductive surfaces such that the conductive surfaces are not completely covered by the guard structure.

Description

Die Erfindung bezieht sich auf ein elektronisches Bauelement und die Verwendung einer in dem elektronischen Bauelement vorgesehenen Schutzstruktur als Schutz gegen elektrostatische Entladung. Bisher wurden üblicherweise elektronische Bauelemente innerhalb eines Gehäuses vorgesehen, aus denen Zuführleitungen zum Zuführen der Energieversorgung bzw. zum Zuführen und/oder Abführen von Signalen herausführen. Bei diesen elektronischen Bauelementen, sind insbesondere die, die einen Halbleiterchip im Inneren des Gehäuses enthalten, der in sog. CMOS-Technologie hergestellt ist, sehr empfindlich gegen elektrostatische Entladung. Dabei kommt es im Bauelement durch von außen auf das Bauelement einwirkende Potentialdifferenzen zu Ladungsverschiebungen, die letztendlich zu einer Überspannung an einem oder mehreren der sog. Gate-Kondensatoren führt, so daß es hier zu einer direkten Entladung zwischen den einzelnen Platten des genannten Gate-Kondensators kommt, was in der Regel zur Zerstörung des Bauelementes führt. Zu einer solchen elektrostatischen Aufladung, die sich dann zerstörend entlädt kann es beispielsweise durch Berührung kommen und hiergegen schützt man sich in Elektroniklabors beispielsweise dadurch, daß die Bauelemente auf einem leitenden Moosgummi gelagert werden. Weiterhin tragen häufig Personen, die mit diesen Bauelementen in Elektroniklabors in Berührung kommen entsprechende Erdungsbänder, so daß durch Berührung keine Aufladung entstehen kann. Für die Fertigung mittels Bestückungsanlagen, bei der die Bauelemente auf Leiterplatten montiert werden sind entsprechende Vorkehrungen vorgesehen.The invention relates to an electronic component and the use of a protective structure provided in the electronic component as protection against electrostatic discharge. So far, electronic components have usually been provided within a housing from which lead out supply lines for supplying the power supply or for supplying and / or discharging signals. In these electronic components, in particular, those containing a semiconductor chip inside the package made in so-called CMOS technology are very sensitive to electrostatic discharge. It comes in the device by externally acting on the component potential differences to charge shifts, which ultimately leads to an overvoltage on one or more of the so-called. Gate capacitors, so that here it leads to a direct discharge between the individual plates of said gate capacitor comes, which usually leads to the destruction of the component. Such an electrostatic charge, which then discharges destructively, may be caused, for example, by contact, and protection against this is afforded in electronics laboratories, for example, by mounting the components on a conductive foam rubber. Furthermore, often carry people who come into contact with these components in electronics laboratories corresponding grounding straps, so that by touching no charging can occur. For the production by means of assembly systems, in which the components are mounted on printed circuit boards, appropriate precautions are provided.

Sind die Bauelemente erst einmal in einer Schaltung eingebaut, so besteht in der Regel nur noch eine geringe Gefahr, das Bauelement durch elektrostatische Entladung zu zerstören. Dies kann jedoch stets durch Schaltungsfehler oder durch Defekte anderer Bauelemente erfolgen. Um dies zu vermeiden weisen elektronische Bauelemente in der Regel zusätzliche schaltungstechnische Schutzstrukturen auf, so daß ein Schutz sowohl gegen elektrostatische Entladungen (ESD-Schutz) als auch gegen zugeführte Überspannungen besteht. Dies sind in der Regel Überspannungen abführender Schaltungen.Once the components have been installed in a circuit, there is usually only a slight risk of destroying the component by electrostatic discharge. However, this can always be done by circuit errors or defects of other components. In order to avoid this, electronic components generally have additional circuit protection structures, so that there is protection against electrostatic discharges (ESD protection) as well as against supplied overvoltages. These are usually surges of laxative circuits.

Ein grundsätzlicher Nachteil eines solchen ESD-Schutz ist es, daß er "Chip-Fläche kostet", die für die eigentliche Funktionalität des elektronischen Bauelementes nichts beiträgt. Ein weiterer Nachteil eines solchen ESD-Schutz ist es, daß durch ihn häufig die Funktionalität des Bauelementes ohne diesen ESD-Schutz verändert wird. Es erfolgt durch den ESD-Schutz häufig eine Rückwirkung auf Empfindlichkeit und/oder Dynamik des Bauelementes.A fundamental disadvantage of such an ESD protection is that it costs "chip area" which does not contribute anything to the actual functionality of the electronic component. Another disadvantage of such ESD protection is that it often changes the functionality of the device without this ESD protection. Due to the ESD protection, there is often a reaction to the sensitivity and / or dynamics of the component.

Neue elektronische Bauelemente weisen heute kein geschlossenes Gehäuse auf, so daß Teile des Halbleiterchips nach Außen freiliegen. Diese neuen elektronischen Bauelemente sind beispielsweise sog. "Chip sizes packages" (CSP), bei denen der Chip mit seinen Kontakten direkt auf einer Leiterplatte montiert wird. Weiterhin werden auch diverse Sensoren zunehmend als Halbleiterbauelemente hergestellt. Sowohl bei CSP als auch bei der Verwendung als Sensor weist das Bauelement insgesamt oder zumindest eine anteilsmäßig verhältnismäßig große Fläche gegenüber der Umwelt frei zugänglich auf.New electronic components today have no closed housing, so that parts of the semiconductor chip are exposed to the outside. These new electronic components are, for example, so-called "chip size packages" (CSP), in which the chip with its contacts is mounted directly on a printed circuit board. Furthermore, various sensors are increasingly being manufactured as semiconductor devices. Both in CSP and when used as a sensor, the device has a total or at least a proportionately relatively large area to the environment freely accessible.

In diesen Fällen kommt zu einem verstärkten Bedarf an Schutzmaßnahmen gegen elektrostatische Entladung. Solche Bauelemente sind auch Fingerabdrucksensoren, die aus einer Matrix aus vielen einzelnen Kapazitäten bestehen. Es ist vorgesehen, daß der Finger, von dem ein Abdruck abgenommen werden soll, direkt das Bauelement berührt. Besonders in einem solchen Fall kann es leicht zu einer statischen Aufladung kommen, da im Normalgebrauch eines solchen Sensors es nicht akzeptable ist, wenn der Finger vor dem Gebrauch zur Entladung geerdet werden muß. Auch bei mobilen Geräten, bei denen ein Fingerabdrucksensor vorgesehen ist, beispielsweise bei einem Handy, bleibt die Gefahr, daß es durch das Herumtragen des Gerätes zu einer elektrostatischen Aufladung kommt.In these cases, there is an increased need for protective measures against electrostatic discharge. Such components are also fingerprint sensors, which consist of a matrix of many individual capacities. It is provided that the finger, from which an impression is to be taken, directly touches the component. Especially in such a case, a static charge can easily occur because in the normal use of such a sensor, it is unacceptable for the finger to be grounded for discharge before use. Even with mobile devices in which a fingerprint sensor is provided, for example in a cell phone, the risk remains that it comes by carrying around the device to an electrostatic charge.

Aus der WO 98/52157 ist eine Fingerabdrucksensoreinrichtung bekannt, bei der eine elektrisch leitende Schicht unter einer Masseplatte angeordnet ist.From WO 98/52157 a fingerprint sensor device is known in which an electrically conductive layer is arranged under a ground plate.

Weiterhin ist aus der US 5,325,442 bekannt, in Zwischenräumen zwischen leitenden Platten in Längsrichtung eine geerdete streifenförmige leitende Schicht anzuordnen, die vor elektrostatischen Entladungen schützen soll. Gleiches gilt für die EP 09 02 387 A2 (nachveröffentlicht)Furthermore, it is known from US Pat. No. 5,325,442 to arrange a grounded strip-shaped conductive layer in the spaces between conductive plates in the longitudinal direction, which is intended to protect against electrostatic discharges. The same applies to EP 09 02 387 A2 (post-published)

Der Erfindung liegen nunmehr die Aufgabe zugrunde, ein elektronisches Bauelement vorzusehen, bei dem auch dann, wenn ein beachtlicher Teil nicht von einem Gehäuse umgeben ist, ein sicherer ESD-Schutz vorgesehen ist. Diese Aufgabe wird erfindungsgemäß mit den im Patentanspruch 1 bzw. 7 angegebenen Mitteln gelöst.The invention is now based on the object to provide an electronic component, in which even if a considerable part is not surrounded by a housing, a secure ESD protection is provided. This object is achieved with the means specified in claim 1 and 7, respectively.

Durch das Vorsehen einer elektrisch leitenden Schutzstruktur, die in einer Ebene oberhalb leitfähiger Flächen angeordnet ist, und die leitenden Flächen frei läßt, ist sichergestellt, daß durch geeigneten Anschluß der leitfähigen Schutzstruktur diese die Wirkung eines Faradayschen Käfig hat. Dadurch ist auf einfache Weise ein Schutz gegen elektrostatische Entladung gesichert.By providing an electrically conductive protective structure disposed in a plane above conductive surfaces and leaving the conductive surfaces exposed, it is ensured that by appropriate connection of the conductive protective structure, this has the effect of a Faraday cage. This ensures protection against electrostatic discharge in a simple manner.

Weitere vorteilhafte Ausgestaltungen sind in den Unteransprüchen angegeben.Further advantageous embodiments are specified in the subclaims.

Durch das Vorsehen eines Zwischenraumbereiches, erfolgt keine Abdeckung der leitenden Flächen durch die Schutzstruktur. Das streifenförmige, schräge Ausbilden der Schutzstruktur führt zu auf die Zwischenraumbereiche gerichtete, nicht flächenhaft ausgebildete Enden, die die Wirkung eines Blitzableiters aufweisen.By providing a gap region, there is no coverage of the conductive surfaces by the protective structure. The strip-shaped, oblique forming of the protective structure leads to the gap areas directed non-planar ends having the effect of a lightning arrester.

Durch die Verwendung von Wolfram zur Herstellung der Schutzstruktur, ist diese von hoher Beständigkeit.By using tungsten to make the protective structure, it is highly durable.

Das Ausbilden der Schutzstruktur in einer Strukturbreite von 1µm - 5µm ist besonders gut handhabbar. Weiterhin verbindet die Ausbildung einer gitterförmigen Schutzstruktur die leichte Herstellbarkeit mit der hohen Wirksamkeit als ESD-Schutz bei minimiertem Materialbedarf.The formation of the protective structure in a structure width of 1 μm-5 μm is particularly easy to handle. Furthermore, the formation of a grid-like protective structure combines easy manufacturability with high efficiency as ESD protection with minimized material requirements.

Nachfolgend wird die Erfindung unter Bezugnahme auf die Zeichnungen anhand von Ausführungsbeispielen erläutert. Es zeigen:

Fig. 1
ein erstes erfindungsgemäßes Ausführungsbeispiel,
Fig. 2
ein zweites erfindungsgemäßes Ausführungsbeispiel,
Fig. 3
die in Fig. 1 und 2 dargestellten Ausführungsbeispiele in einer Draufsicht,
Fig.4
eine vorteilhafte Ausgestaltung des in Fig. 1 dargestellten Ausführungsbeispiels,
Fig. 5
eine weitere vorteilhafte Ausgestaltung des in Fig. 1 dargestellten Ausführungsbeispiels, und
Fig. 6
wesentliche Verfahrensschritte zur Herstellung des erfindungsgemäßen elektronischen Bauelements.
The invention will be explained with reference to the drawings based on embodiments. Show it:
Fig. 1
a first embodiment according to the invention,
Fig. 2
a second embodiment according to the invention,
Fig. 3
the embodiments shown in FIGS. 1 and 2 in a plan view,
Figure 4
an advantageous embodiment of the embodiment shown in Fig. 1,
Fig. 5
a further advantageous embodiment of the embodiment shown in FIG. 1, and
Fig. 6
essential process steps for the production of the electronic component according to the invention.

In der nachfolgenden Beschreibung geben gleiche Bezugszeichen gleiche Teile an.In the following description, like reference numerals indicate like parts.

In Fig. 1 ist schematisch das erfindungsgemäße elektronische Bauelement dargestellt. Hierbei befindet sich auf der Oberfläche 1 eines Halbleiterchips eine dielektrische Schicht 2, die zum Trennen aktiver bzw. leitender Strukturen von Kontaktflächen bzw. darüber liegenden leitenden Flächen vorgesehen ist. Eine solche leitende Fläche 4 bzw. 4' ist im dargestellten Ausführungsbeispiel auf der dielektrischen Schicht 2 direkt ausgebildet, wobei Zwischenräume zwischen den elektrisch leitenden Flächen 4 bzw. 4' mit einem Oxid 3 ausgefüllt sind, das die elektrisch leitenden Flächen 4 bzw. 4' auch von der darüber liegenden Nitridschicht 5 trennt.In Fig. 1, the electronic component according to the invention is shown schematically. In this case, a dielectric layer 2, which is provided for separating active or conductive structures of contact surfaces or overlying conductive surfaces, is located on the surface 1 of a semiconductor chip. Such a conductive surface 4 or 4 'is directly formed in the illustrated embodiment on the dielectric layer 2, wherein spaces between the electrically conductive surfaces 4 and 4' filled with an oxide 3 are that the electrically conductive surfaces 4 and 4 'also separated from the overlying nitride layer 5.

In dem dargestellten Ausführungsbeispiel sollen die elektrisch leitenden Flächen 4 einzelne Sensorelemente eines Fingerabdrucksensors sein. Dabei stellen die elektrisch leitenden Flächen 4 jeweils eine Kondensatorfläche dar, während der Finger als solches die gegenüberliegende Kondensatorfläche bildet. Die elektrisch leitenden Flächen 4' sind beispielsweise Leitungen, wobei die Anschlüsse nicht dargestellt sind. Auf dem Oxid 3 ist wiederum eine Nitridschicht 5 ausgebildet, die auch aus mehreren Schichten aufgebaut sein kann. In der Nitridschicht 5 sind Ausnehmungen vorgesehen, die mit Wolfram ausgefüllt sind. Nunmehr ist die Anordnung so ausgebildet, daß ein Finger F, dessen Abdruck abgetastet werden soll, und der auf die Oberfläche dieser Struktur aufgelegt werden soll, mit den elektrisch leitenden Flächen 4 weiterhin einen Kondensator bildet, da die Wolframstruktur 6 in Zwischenraumbereichen Z, zwischen den elektrisch leitenden Flächen 4 angeordnet ist. Ist der Finger F elektrisch aufgeladen, so wird dieser entladen, wenn die Wolframstruktur 6 geerdet ist, wie in Fig. 1 angedeutet ist.In the illustrated embodiment, the electrically conductive surfaces 4 should be individual sensor elements of a fingerprint sensor. In this case, the electrically conductive surfaces 4 each represent a capacitor surface, while the finger as such forms the opposite capacitor surface. The electrically conductive surfaces 4 'are, for example, lines, wherein the connections are not shown. On the oxide 3, in turn, a nitride layer 5 is formed, which may also be composed of several layers. In the nitride layer 5 recesses are provided, which are filled with tungsten. Now, the arrangement is such that a finger F, whose impression is to be scanned, and which is to be placed on the surface of this structure, with the electrically conductive surfaces 4 further forms a capacitor, since the tungsten structure 6 in the intermediate regions Z, between the electrically conductive surfaces 4 is arranged. If the finger F is electrically charged, then this is discharged when the tungsten structure 6 is grounded, as indicated in Fig. 1.

Bei dem dargestellten Ausführungsbeispiel weist der Fingerabdrucksensor eine geeignete Struktur auf, bei der das die leitenden Flächen 4 umgebene Oxid eine Dicke von ca. 250 nm, das Nitrid eine Dicke von 1500 nm aufweist, die Tiefe der Ausnehmungen für die Wolframstruktur 6 bei ca. 370 bis 700 nm liegt, und die Breite der Ausnehmungen ca. 1µm beträgt.In the illustrated embodiment, the fingerprint sensor has a suitable structure in which the oxide surrounding the conductive areas 4 has a thickness of approximately 250 nm, the nitride has a thickness of 1500 nm, the depth of the recesses for the tungsten structure 6 is approximately 370 to 700 nm, and the width of the recesses is about 1 micron.

In Fig. 2 ist die Verwendung der Wolframstruktur 6 bei einem elektronischen Bauelement zur Oberflächenmontage wie beim CSP dargestellt. Hierbei ist eine leitende Fläche 14, die in einem Oxid ausgebildet ist zur Oberfläche hin durch das schützenden Nitrid 5 hindurch freigelegt. Die sich somit bildende Öffnung 7 dient der Kontaktierung der als Kontakt-Pad dienenden leitenden Flächen 14 bei der Oberflächenmontage auf eine Leiterplatte. Dabei wird dann die Öffnung 7 mit einem Lot oder einem Leitkleber ausgefüllt. Auch hier ist an der Oberfläche die Wolframstruktur 6 ausgebildet, der sich bei üblicher Verwendung im montierten Zustand kein aufgeladener Finger nähern wird, jedoch ist es auch im üblichen Betrieb eines als CSP montierten Bauelementes leicht möglich, daß es auf der Oberfläche der Leiterplatte zu einer elektrostatischen Aufladung kommt. Die leitende Schutzstruktur 6, die auch im dargestellten Ausführungsbeispiel als Wolframstruktur ausgebildet ist, dient auch hier, wenn sie geerdet ist als Schutz gegen elektrostatische Entladung. Sie wirkt sozusagen für das Bauelement als Faradayscher Käfig. Es ist die Verwendung von Wolfram nicht zwingend vorgegeben, gegenüber anderen zur Zeit in der Halbleitertechnik verwendeten AL-Legierungen weist Wolfram jedoch eine um den Faktor 6 erhöhte maximale Stromdichte auf und auch der Schmelzpunkt von Wolfram liegt mit 3410°C deutlich über dem einer üblichen Aluminiumlegierung (AlSiCu/660°C).In Fig. 2, the use of the tungsten structure 6 is shown in a surface mount electronic device as in CSP. Here, a conductive surface 14 formed in an oxide is exposed to the surface through the protective nitride 5 therethrough. The thus forming Opening 7 serves to contact the conductive pads 14 serving as a contact pad in surface mounting on a printed circuit board. In this case, the opening 7 is then filled with a solder or a conductive adhesive. Again, on the surface of the tungsten structure 6 is formed, which will approach in normal use no charged finger in the assembled state, however, it is easily possible in the usual operation of a CSP mounted device that it on the surface of the circuit board to an electrostatic Charge is coming. The conductive protective structure 6, which is also formed in the illustrated embodiment as a tungsten structure, also serves here when it is grounded as protection against electrostatic discharge. It acts as it were for the component as a Faraday cage. The use of tungsten is not mandatory, but compared to other AL alloys currently used in semiconductor technology, tungsten has a maximum current density increased by a factor of 6 and the melting point of tungsten, at 3410 ° C., is significantly higher than that of a conventional aluminum alloy (AlSiCu / 660 ° C).

Sowohl in Fig. 1 als auch in Fig. 2 ist die Wolframstruktur 6 oberhalb leitender Flächen 4' ausgebildet, die in der gleichen Ebene wie die leitenden Flächen 4 liegen. Dies ist so gewählt, weil die leitenden Flächen 4' nicht von Außen zugänglich sein müssen.In both FIG. 1 and FIG. 2, the tungsten structure 6 is formed above conductive surfaces 4 'lying in the same plane as the conductive surfaces 4. This is chosen because the conductive surfaces 4 'need not be accessible from outside.

Dies ist nochmal in Fig. 3 von oben her betrachtet dargestellt. Hier sind die leitenden Flächen 4 bzw. 14 dargestellt. Es ist in dieser Darstellung auf Abdeckschichten verzichtet. D.h. man sieht die leitenden Flächen 4 als Kontaktflächen 14, wie unter Bezugnahme auf Fig. 2 beschrieben, genauso wie als Kondensatorplatte 4, unter Bezugnahme auf Fig. 1 beschrieben. Zwischen diesen leitenden Flächen 4 bzw. 14 ist die leitende Wolframstruktur 6 von oben gesehen gitterförmig ausgebildet, wobei sie zu den Seitenflächen der leitenden Flächen 4 bzw. 14 schräg ausgerichtet ist. Durch die Gitterbildung, und dadurch daß das Gitter die leitenden Flächen 4 bzw. 14 nicht abdeckt, bilden sich an den Rändern in der Struktur Vorsprünge bzw. Spitzen, die besonders gut zum Schutz gegen elektrostatische Entladung geeignet sind. Diese Gitterstruktur hat somit an den Rändern zu den leitenden Flächen 4 hin, eine ähnliche Wirkung wie Blitzableiter. Zwischen den leitenden Flächen 4 bzw. 14 sind die, wie schon in Fig. 1 und 2 dargestellten leitenden Flächen 4' dargestellt, die von dem Wolframgitter 6 abgedeckt sind, da die leitenden Flächen 4' nicht nach oben zugänglich sein müssen.This is again shown in Fig. 3 viewed from above. Here, the conductive surfaces 4 and 14 are shown. It is omitted in this illustration on cover layers. That is, the conductive surfaces 4 as contact surfaces 14 as described with reference to FIG. 2 as well as the capacitor plate 4 will be described with reference to FIG. Between these conductive surfaces 4 and 14, the conductive tungsten structure 6 is lattice-shaped as seen from above formed, wherein it is obliquely aligned with the side surfaces of the conductive surfaces 4 and 14 respectively. As a result of the lattice formation, and in that the lattice does not cover the conductive surfaces 4 or 14, projections or tips, which are particularly well suited for protection against electrostatic discharge, form at the edges in the structure. This grid structure thus has at the edges to the conductive surfaces 4, a similar effect as lightning conductors. Between the conductive surfaces 4 and 14, as already shown in FIGS. 1 and 2, conductive surfaces 4 'are shown, which are covered by the tungsten grating 6, since the conductive surfaces 4' do not have to be accessible upwards.

Unter Bezugnahme auf Fig. 4 bzw. 5 ist eine vorteilhafte Ausgestaltung der Erfindung insbesondere als Fingerabdrucksensor dargestellt. Dabei sind gleiche Elemente mit gleichen Bezugszeichen versehen. Der Fingerabdrucksensor, der in einem Ausschnitt dargestellt ist, besteht aus einem Substrat 10, an dessen Oberfläche eine aktive Struktur in Form einer integrierten Schaltung ausgebildet sein kann, aber für die vorliegende Erfindung nicht notwendiger Weise vorhanden sein muß. Darüber befindet sich auf einem Teil der Substratoberfläche eine Struktur aus Polysilizium 9, die wiederum mit einer Bohr-Phosphor-Silizium-Oxid-Glasschicht 8 abgedeckt ist. Darüber befindet sich eine erste Metallisierungslage mit nicht näher bezeichneten Metallisierungsbahnen, die von einer dielektrischen Schicht 2 abgedeckt ist. Dies ist die selbe dielektrische Schicht, wie sie bereits aus der Darstellung nach Fig. 1 bzw. Fig. 2 bekannt ist. Auch die darüberliegende Struktur entspricht der Struktur nach Fig. 1 bzw. Fig. 2. Das ganze Bauelement wiederum ist von einem Gehäuse 11 umgeben, das eine Oberfläche des Bauelementes freiläßt, dabei aber am Rand so herumgezogen ist, daß es auch auf der Oberfläche aufliegt.With reference to Fig. 4 and 5, an advantageous embodiment of the invention is shown in particular as a fingerprint sensor. The same elements are provided with the same reference numerals. The fingerprint sensor, which is shown in a section, consists of a substrate 10, on the surface of which an active structure in the form of an integrated circuit may be formed, but need not necessarily be present for the present invention. Above this, on a part of the substrate surface, there is a structure of polysilicon 9, which in turn is covered with a boron-phosphorus-silicon-oxide glass layer 8. Above this there is a first metallization layer with metallization paths, which are not described in greater detail, and which are covered by a dielectric layer 2. This is the same dielectric layer as already known from the illustration according to FIG. 1 or FIG. 2. The overlying structure corresponds to the structure of FIG. 1 or FIG. 2. The entire component in turn is surrounded by a housing 11, which leaves a surface of the device, but it is pulled around the edge so that it rests on the surface ,

Gemäß Fig. 4 sind von der Oberfläche Durchkontaktierungen durch alle zuvor beschriebenen Schichten bis zum Substrat vorgesehen, das mit Masse verbunden ist. Der an der Oberfläche liegende Teil der Durchkontaktierung ist wiederum mit der Wolframstruktur 6 elektrisch verbunden. Auf diese Weise ist, ebenfalls eine Anordnung, die einem Faradayschen Käfig entspricht vorgesehen. Der die freiliegende Chipfläche umgebende Rahmen des Gehäuses 11 ist mit einem Masserahmen 12 versehen.According to FIG. 4, vias are provided by the surface through all the layers described above up to the substrate, which is connected to ground. The lying on the surface part of the via is in turn electrically connected to the tungsten structure 6. In this way, also an arrangement corresponding to a Faraday cage is provided. The frame surrounding the exposed chip surface of the housing 11 is provided with a ground frame 12.

Im Unterschied hierzu ist nach Fig. 5 keine Durchkontaktierung durch alle Schichten vorgesehen. Bei dem hier dargestellten Ausführungsbeispiel ist die Wolframstruktur 6 elektrisch leitend mit dem Masserahmen 12 verbunden. Ansonsten sind wieder die darunter liegenden Strukturen untereinander im Randbereich durchkontaktiert und es erfolgt dann die Masseverbindung über das Substrat. Auch in diesem dargestellten Ausführungsbeispiel ist auf diese Weise ein Faradayscher Käfig vorgesehen.In contrast to this, according to FIG. 5, no through-connection through all layers is provided. In the embodiment shown here, the tungsten structure 6 is electrically conductively connected to the ground frame 12. Otherwise, the underlying structures are again through-contacted with each other in the edge region and then the ground connection takes place via the substrate. Also in this illustrated embodiment, a Faraday cage is provided in this way.

In Abwandlung des in Fig. 5 dargestellten Ausführungsbeispiels, kann die Verbindung zwischen dem Masserahmen und der Wolframstruktur 6 auch über einen Leitkleber erzeugt werden. Hierzu muß nicht, wie in Fig. 5 dargestellt, der Masserahmen 12 soweit herumgezogen werden, daß er auf der Wolframstruktur 6 aufliegt. Es reicht aus, die Anordnung-des Masserahmens 12, ähnlich wie in Fig. 4 dargestellt, über eine Leitkleberverbindung 13 im Näherungsbereich (siehe hierzu Fig. 5a) mit der Wolframstruktur 6 zu verbinden.In a modification of the embodiment shown in Fig. 5, the connection between the ground frame and the tungsten structure 6 can also be generated via a conductive adhesive. For this purpose, as shown in Fig. 5, the ground frame 12 must be pulled around so far that it rests on the tungsten structure 6. It suffices to connect the arrangement of the mass frame 12, similar to that shown in FIG. 4, to the tungsten structure 6 via a conductive adhesive connection 13 in the proximity region (see FIG. 5 a).

Gemäß Fig. 6 ist schematisch die Herstellung der Wolframstruktur dargestellt. Es erfolgt zunächst eine Planarisierung der Struktur, die sich aus den leitenden Flächen 4, bzw. 14 bzw. 4' und dem diese Flächen umgebenen Oxid 3 ergibt. Auf dieser Struktur wird das Nitrid aufgetragen, das lithographisch behandelt wird, worauf anschließend eine Nitridgrabenätzung zur Ausbildung der zuvor beschriebenen Ausnehmungen durchgeführt wird. Anschließend wird mittels eines CVD-Prozeßschrittes (Chemical Vapor Deposition) Wolfram aufgetragen. Das so ganzflächig aufgetragene Wolfram wird wiederum bis auf die Höhe der Nitridschicht abgetragen. Wobei die in I und II dargestellten, unterschiedlichen Abtragungsverfahren zu unterschiedlicher Welligkeit der Struktur führen. Im unteren Teil von Fig. 6 ist im Gegensatz zum oberen Teil die Ausgangsstruktur aus den leitenden Flächen und dem die leitenden Flächen umgebenen Oxid so eben, daß sich auch eine ebene Nitridschicht ausbildet.According to Fig. 6, the production of the tungsten structure is shown schematically. First, there is a planarization of the structure, which results from the conductive surfaces 4, or 14 or 4 'and the oxide 3 surrounding these surfaces. On this structure, the nitride is applied, which is treated lithographically, followed by a Nitridgrabenätzung for the formation of the recesses described above is performed. Subsequently, tungsten is applied by means of a CVD process step (chemical vapor deposition). The tungsten, which is applied over the whole area, is then removed down to the height of the nitride layer. The different removal processes shown in I and II lead to different waviness of the structure. In the lower part of Fig. 6, in contrast to the upper part of the starting structure of the conductive surfaces and the oxide surrounding the conductive surfaces so flat that also forms a planar nitride layer.

Für die Wolframstruktur kann je nach verwendeter Technologie eine Strukturbreite zwischen 1 und 10µm vorgesehen sein. Bei CSP-Bauelementen, die nicht dem Extremfall, daß ein elektrostatisch aufgeladener Finger sich der Oberfläche nähert, ausgesetzt sind, kann es auch sinnvoll sein, keine Gitterstruktur auszubilden, sondern daß einfach ein Teil der Oberfläche ganzflächig mit Wolfram abgedeckt ist.Depending on the technology used, a structure width between 1 and 10 μm can be provided for the tungsten structure. In CSP devices that are not exposed to the extreme case that an electrostatically charged finger approaches the surface, it may also be useful not to form a lattice structure, but that simply part of the surface is covered over the entire surface with tungsten.

Die zuvor beschriebene Erfindung ist jedoch nicht nur auf Halbleiterbauelemente beschränkt. Sie ist im gleichen Maße auf zukünftige Technologien, wie elektronische Schaltungen in Polymerschalter-Technik anwendbar. Die Erfindung ist insbesondere dann von Vorteil, wenn diese Bauelemente freizugänglich wie Sensoren sind, wobei Fingerabdrucksensoren nur ein Beispiel sind. Eine solche Anwendung läßt sich schon jetzt beispielsweise für den Einsatz auf Chipkarten voraussagen, wo der Wunsch nach widerstandsfähigen, elastischen und gegen Umwelteinflüsse geschützten Fingerabdrucksensoren besteht, um die Identität des Benutzers zuverlässig feststellen zu können. However, the invention described above is not limited to semiconductor devices only. It is equally applicable to future technologies such as electronic circuits in polymer switch technology. The invention is particularly advantageous when these components are freely accessible as sensors, with fingerprint sensors are only an example. Such an application can already be predicted, for example, for use on smart cards, where there is a desire for resilient, elastic and protected against environmental influences fingerprint sensors to reliably determine the identity of the user can.

Claims (7)

  1. Electronic component having a dielectric layer (2) which is formed on a substrate (10), conductive areas (4; 14) which are formed on the dielectric layer, and an electrically conductive protective structure (6) which is arranged in a plane above the conductive areas (4; 14) in such a manner that the conductive areas (4; 14) are not completely covered by the protective structure (6) and the protective structure (6) is arranged along interspace regions (Z) which are formed between the conductive areas (4; 14), characterized in that the protective structure (6) runs, in the form of a strip, obliquely with respect to a propagation direction of the interspace region (Z).
  2. Electronic component according to Claim 1, in which the direction in which the protective structure (6) in the form of a strip runs changes at the edge of the interspace region (Z) in such a manner that the interspace region (Z) is not left, or changes at the edge of the interspace region (Z).
  3. Electronic component according to one of the preceding claims, in which the protective structure (6) is formed from tungsten.
  4. Electronic component according to one of the preceding claims, in which the protective structure (6) has a structure width of 1 µm to 5 µm.
  5. Electronic component according to one of the preceding claims, in which the protective structure (6) is in the form of a lattice.
  6. Electronic component according to one of the preceding claims, in which one of the conductive areas (4; 14) is part of an individual sensor element.
  7. Use of the protective structure (6) comprising one of the electronic components according to one of the preceding claims as an apparatus for protecting against electrostatic discharge.
EP00907422A 1999-01-15 2000-01-13 Electronic component and use of a protective structure contained therein Expired - Lifetime EP1129485B1 (en)

Applications Claiming Priority (3)

Application Number Priority Date Filing Date Title
DE19901384A DE19901384A1 (en) 1999-01-15 1999-01-15 Electronic component and use of a protective structure contained therein
DE19901384 1999-01-15
PCT/DE2000/000112 WO2000042657A1 (en) 1999-01-15 2000-01-13 Electronic component and use of a protective structure contained therein

Publications (2)

Publication Number Publication Date
EP1129485A1 EP1129485A1 (en) 2001-09-05
EP1129485B1 true EP1129485B1 (en) 2007-03-21

Family

ID=7894368

Family Applications (1)

Application Number Title Priority Date Filing Date
EP00907422A Expired - Lifetime EP1129485B1 (en) 1999-01-15 2000-01-13 Electronic component and use of a protective structure contained therein

Country Status (11)

Country Link
US (1) US6714392B2 (en)
EP (1) EP1129485B1 (en)
JP (1) JP4035289B2 (en)
KR (1) KR100426232B1 (en)
CN (1) CN1150622C (en)
AT (1) ATE357743T1 (en)
BR (1) BR0007562A (en)
DE (2) DE19901384A1 (en)
RU (1) RU2220476C2 (en)
UA (1) UA72234C2 (en)
WO (1) WO2000042657A1 (en)

Families Citing this family (15)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
GB9922572D0 (en) 1999-09-24 1999-11-24 Koninkl Philips Electronics Nv Capacitive sensing array devices
DE10059099C1 (en) * 2000-11-28 2002-06-06 Infineon Technologies Ag Component with ESD protection, e.g. Foil sensor for biometric recognition (fingerprint recognition sensor)
DE10110724A1 (en) 2001-03-06 2002-09-26 Infineon Technologies Ag Fingerprint sensor with potential modulation of the ESD protective grid
DE10119782C1 (en) * 2001-04-23 2002-10-17 Infineon Technologies Ag Security data read-out protection method for IC with initiation of protection function by detecting current through conductive surfaces of IC upon application of given voltage
US6515488B1 (en) * 2001-05-07 2003-02-04 Stmicroelectronics, Inc. Fingerprint detector with scratch resistant surface and embedded ESD protection grid
DE10126839A1 (en) * 2001-06-01 2002-12-19 Infineon Technologies Ag Fingerprint sensor for personal identification incorporates electrostatic discharge protection and verification that applied finger is living tissue
DE10139414A1 (en) * 2001-08-17 2003-02-27 Giesecke & Devrient Gmbh Semiconductor circuit arrangement with biometric sensor and evaluation unit
DE10309614A1 (en) * 2003-03-05 2004-09-23 Infineon Technologies Ag Semiconductor structure and production process for high frequency uses has screen between semiconductor elements passing through substrate to underside metallization
WO2006062175A1 (en) * 2004-12-07 2006-06-15 Semiconductor Energy Laboratory Co., Ltd. Semiconductor device and method for manufacturing the same
WO2006078065A1 (en) * 2005-01-21 2006-07-27 Semiconductor Energy Laboratory Co., Ltd. Semiconductor device
US7329605B2 (en) * 2005-03-31 2008-02-12 Agere Systems Inc. Semiconductor structure formed using a sacrificial structure
CN101401106B (en) * 2006-02-24 2012-07-11 Jds尤尼弗思公司 Method of reducing electro-static discharge (esd) from conductors on insulators
KR102007000B1 (en) 2011-03-04 2019-08-02 비자 인터네셔널 서비스 어소시에이션 Payment card system and method
EP3206027B1 (en) * 2016-02-11 2019-09-11 Sensirion AG Sensor chip comprising electrostatic discharge protection element
US20170285778A1 (en) * 2016-04-01 2017-10-05 Intel Corporation Electronic device with fingerprint sensor

Family Cites Families (9)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
GB2244164A (en) * 1990-05-18 1991-11-20 Philips Electronic Associated Fingerprint sensing
US5357397A (en) * 1993-03-15 1994-10-18 Hewlett-Packard Company Electric field emitter device for electrostatic discharge protection of integrated circuits
US5686761A (en) * 1995-06-06 1997-11-11 Advanced Micro Devices, Inc. Production worthy interconnect process for deep sub-half micrometer back-end-of-line technology
GB9513420D0 (en) * 1995-06-30 1995-09-06 Philips Electronics Uk Ltd Power semiconductor devices
US6114862A (en) * 1996-02-14 2000-09-05 Stmicroelectronics, Inc. Capacitive distance sensor
US6259804B1 (en) * 1997-05-16 2001-07-10 Authentic, Inc. Fingerprint sensor with gain control features and associated methods
US6483931B2 (en) * 1997-09-11 2002-11-19 Stmicroelectronics, Inc. Electrostatic discharge protection of a capacitve type fingerprint sensing array
US6087253A (en) * 1998-03-03 2000-07-11 Vanguard International Semiconductor Corporation Method of forming landing plugs for PMOS and NMOS
US6002569A (en) * 1998-06-29 1999-12-14 Hewlett-Packard Company Electrostatic discharge protection apparatus

Also Published As

Publication number Publication date
RU2220476C2 (en) 2003-12-27
ATE357743T1 (en) 2007-04-15
KR20010101546A (en) 2001-11-14
WO2000042657A1 (en) 2000-07-20
EP1129485A1 (en) 2001-09-05
CN1150622C (en) 2004-05-19
JP4035289B2 (en) 2008-01-16
DE19901384A1 (en) 2000-07-27
KR100426232B1 (en) 2004-04-08
DE50014183D1 (en) 2007-05-03
UA72234C2 (en) 2005-02-15
JP2002535837A (en) 2002-10-22
US6714392B2 (en) 2004-03-30
CN1337066A (en) 2002-02-20
BR0007562A (en) 2001-10-23
US20020066942A1 (en) 2002-06-06

Similar Documents

Publication Publication Date Title
EP1129485B1 (en) Electronic component and use of a protective structure contained therein
EP1136936B1 (en) Package for biometrical sensor chips
EP2122671B1 (en) Semiconductor arrangement with trench capacitor and method for production thereof
DE60037781T2 (en) ELECTROSTATIC DISCHARGE PROTECTION OF ELECTRICALLY INACTIVE COMPONENTS IN A THERMAL INK JET PRESSURE SYSTEM
EP0071031A2 (en) Carrier for an IC component
EP0732594A1 (en) Micromechanical semiconductor device
WO2010094795A1 (en) Electrical multi-layer component
EP0736907B1 (en) Semiconductor field effect device with an integrated ohmic resistance
DE102015101566B4 (en) MEMS SWITCH WITH CONSTANT CAPACITY AND MANUFACTURING PROCESS FOR IT
EP1720122B1 (en) Method for manufacturing a portable data carrier
DE19737261A1 (en) Lead frame for encapsulated integrated circuit
DE19929735A1 (en) Electronic component such as laminated capacitor
DE19707769A1 (en) Electrostatic discharge protection device for automobile integrated electrical control circuits
WO2002063687A2 (en) Screening device for integrated circuits
DE102016200598A1 (en) Surface mountable device for protecting an electrical circuit
DE10334426A1 (en) Semiconductor device
DE19840251B4 (en) Circuit chip, especially transponder with light protection
DE60131957T2 (en) RESIN CAPTURED ELECTRONIC DEVICE WITH VOLTAGE-REDUCING LAYER
WO2018153532A1 (en) Humidity sensor arrangement
DE602004005436T2 (en) Spark-gap device and method for electrostatic discharge protection
DE102021115816A1 (en) Device for protection against electrostatic discharges in electronic components
WO2021219254A1 (en) Electronic component with contact surfaces
DE102021103424A1 (en) Microelectronic devices
WO2002021596A2 (en) Semiconductor chip with a protective covering and associated production method
DE29723184U1 (en) Device for protecting electrical circuits, in particular automotive engineering, from electrostatic discharges

Legal Events

Date Code Title Description
PUAI Public reference made under article 153(3) epc to a published international application that has entered the european phase

Free format text: ORIGINAL CODE: 0009012

17P Request for examination filed

Effective date: 20010606

AK Designated contracting states

Kind code of ref document: A1

Designated state(s): AT BE CH CY DE DK ES FI FR GB GR IE IT LI LU MC NL PT SE

GRAP Despatch of communication of intention to grant a patent

Free format text: ORIGINAL CODE: EPIDOSNIGR1

GRAS Grant fee paid

Free format text: ORIGINAL CODE: EPIDOSNIGR3

GRAA (expected) grant

Free format text: ORIGINAL CODE: 0009210

AK Designated contracting states

Kind code of ref document: B1

Designated state(s): AT BE CH CY DE DK ES FI FR GB GR IE IT LI LU MC NL PT SE

PG25 Lapsed in a contracting state [announced via postgrant information from national office to epo]

Ref country code: FI

Free format text: LAPSE BECAUSE OF FAILURE TO SUBMIT A TRANSLATION OF THE DESCRIPTION OR TO PAY THE FEE WITHIN THE PRESCRIBED TIME-LIMIT

Effective date: 20070321

Ref country code: NL

Free format text: LAPSE BECAUSE OF FAILURE TO SUBMIT A TRANSLATION OF THE DESCRIPTION OR TO PAY THE FEE WITHIN THE PRESCRIBED TIME-LIMIT

Effective date: 20070321

Ref country code: IE

Free format text: LAPSE BECAUSE OF FAILURE TO SUBMIT A TRANSLATION OF THE DESCRIPTION OR TO PAY THE FEE WITHIN THE PRESCRIBED TIME-LIMIT

Effective date: 20070321

REG Reference to a national code

Ref country code: GB

Ref legal event code: FG4D

Free format text: NOT ENGLISH

REG Reference to a national code

Ref country code: CH

Ref legal event code: EP

REF Corresponds to:

Ref document number: 50014183

Country of ref document: DE

Date of ref document: 20070503

Kind code of ref document: P

REG Reference to a national code

Ref country code: IE

Ref legal event code: FG4D

Free format text: LANGUAGE OF EP DOCUMENT: GERMAN

PG25 Lapsed in a contracting state [announced via postgrant information from national office to epo]

Ref country code: SE

Free format text: LAPSE BECAUSE OF FAILURE TO SUBMIT A TRANSLATION OF THE DESCRIPTION OR TO PAY THE FEE WITHIN THE PRESCRIBED TIME-LIMIT

Effective date: 20070621

PG25 Lapsed in a contracting state [announced via postgrant information from national office to epo]

Ref country code: ES

Free format text: LAPSE BECAUSE OF FAILURE TO SUBMIT A TRANSLATION OF THE DESCRIPTION OR TO PAY THE FEE WITHIN THE PRESCRIBED TIME-LIMIT

Effective date: 20070702

PG25 Lapsed in a contracting state [announced via postgrant information from national office to epo]

Ref country code: PT

Free format text: LAPSE BECAUSE OF FAILURE TO SUBMIT A TRANSLATION OF THE DESCRIPTION OR TO PAY THE FEE WITHIN THE PRESCRIBED TIME-LIMIT

Effective date: 20070821

NLV1 Nl: lapsed or annulled due to failure to fulfill the requirements of art. 29p and 29m of the patents act
GBV Gb: ep patent (uk) treated as always having been void in accordance with gb section 77(7)/1977 [no translation filed]

Effective date: 20070321

REG Reference to a national code

Ref country code: IE

Ref legal event code: FD4D

PG25 Lapsed in a contracting state [announced via postgrant information from national office to epo]

Ref country code: GB

Free format text: LAPSE BECAUSE OF FAILURE TO SUBMIT A TRANSLATION OF THE DESCRIPTION OR TO PAY THE FEE WITHIN THE PRESCRIBED TIME-LIMIT

Effective date: 20070321

PLBE No opposition filed within time limit

Free format text: ORIGINAL CODE: 0009261

STAA Information on the status of an ep patent application or granted ep patent

Free format text: STATUS: NO OPPOSITION FILED WITHIN TIME LIMIT

PG25 Lapsed in a contracting state [announced via postgrant information from national office to epo]

Ref country code: DK

Free format text: LAPSE BECAUSE OF FAILURE TO SUBMIT A TRANSLATION OF THE DESCRIPTION OR TO PAY THE FEE WITHIN THE PRESCRIBED TIME-LIMIT

Effective date: 20070321

26N No opposition filed

Effective date: 20071227

PG25 Lapsed in a contracting state [announced via postgrant information from national office to epo]

Ref country code: GR

Free format text: LAPSE BECAUSE OF FAILURE TO SUBMIT A TRANSLATION OF THE DESCRIPTION OR TO PAY THE FEE WITHIN THE PRESCRIBED TIME-LIMIT

Effective date: 20070622

Ref country code: IT

Free format text: LAPSE BECAUSE OF FAILURE TO SUBMIT A TRANSLATION OF THE DESCRIPTION OR TO PAY THE FEE WITHIN THE PRESCRIBED TIME-LIMIT

Effective date: 20070321

BERE Be: lapsed

Owner name: INFINEON TECHNOLOGIES A.G.

Effective date: 20080131

PG25 Lapsed in a contracting state [announced via postgrant information from national office to epo]

Ref country code: MC

Free format text: LAPSE BECAUSE OF NON-PAYMENT OF DUE FEES

Effective date: 20080131

REG Reference to a national code

Ref country code: CH

Ref legal event code: PL

PG25 Lapsed in a contracting state [announced via postgrant information from national office to epo]

Ref country code: CH

Free format text: LAPSE BECAUSE OF NON-PAYMENT OF DUE FEES

Effective date: 20080131

Ref country code: LI

Free format text: LAPSE BECAUSE OF NON-PAYMENT OF DUE FEES

Effective date: 20080131

PG25 Lapsed in a contracting state [announced via postgrant information from national office to epo]

Ref country code: BE

Free format text: LAPSE BECAUSE OF NON-PAYMENT OF DUE FEES

Effective date: 20080131

PG25 Lapsed in a contracting state [announced via postgrant information from national office to epo]

Ref country code: AT

Free format text: LAPSE BECAUSE OF NON-PAYMENT OF DUE FEES

Effective date: 20080113

PG25 Lapsed in a contracting state [announced via postgrant information from national office to epo]

Ref country code: CY

Free format text: LAPSE BECAUSE OF FAILURE TO SUBMIT A TRANSLATION OF THE DESCRIPTION OR TO PAY THE FEE WITHIN THE PRESCRIBED TIME-LIMIT

Effective date: 20070321

PG25 Lapsed in a contracting state [announced via postgrant information from national office to epo]

Ref country code: LU

Free format text: LAPSE BECAUSE OF NON-PAYMENT OF DUE FEES

Effective date: 20080113

PGFP Annual fee paid to national office [announced via postgrant information from national office to epo]

Ref country code: DE

Payment date: 20120313

Year of fee payment: 13

PGFP Annual fee paid to national office [announced via postgrant information from national office to epo]

Ref country code: FR

Payment date: 20130213

Year of fee payment: 14

PG25 Lapsed in a contracting state [announced via postgrant information from national office to epo]

Ref country code: DE

Free format text: LAPSE BECAUSE OF NON-PAYMENT OF DUE FEES

Effective date: 20130801

REG Reference to a national code

Ref country code: DE

Ref legal event code: R119

Ref document number: 50014183

Country of ref document: DE

Effective date: 20130801

REG Reference to a national code

Ref country code: FR

Ref legal event code: ST

Effective date: 20140930

PG25 Lapsed in a contracting state [announced via postgrant information from national office to epo]

Ref country code: FR

Free format text: LAPSE BECAUSE OF NON-PAYMENT OF DUE FEES

Effective date: 20140131