EP1050162A1 - CONVERSION DE FREQUENCE DE TRAME ET DE FORMAT POUR AFFICHAGE D'UNE SOURCE VIDEO DE 24 Hz - Google Patents

CONVERSION DE FREQUENCE DE TRAME ET DE FORMAT POUR AFFICHAGE D'UNE SOURCE VIDEO DE 24 Hz

Info

Publication number
EP1050162A1
EP1050162A1 EP98964925A EP98964925A EP1050162A1 EP 1050162 A1 EP1050162 A1 EP 1050162A1 EP 98964925 A EP98964925 A EP 98964925A EP 98964925 A EP98964925 A EP 98964925A EP 1050162 A1 EP1050162 A1 EP 1050162A1
Authority
EP
European Patent Office
Prior art keywords
format
frame rate
video signal
video
input video
Prior art date
Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
Ceased
Application number
EP98964925A
Other languages
German (de)
English (en)
Other versions
EP1050162A4 (fr
Inventor
Glenn A. Reitmeier
Current Assignee (The listed assignees may be inaccurate. Google has not performed a legal analysis and makes no representation or warranty as to the accuracy of the list.)
MediaTek Inc
Original Assignee
Sarnoff Corp
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by Sarnoff Corp filed Critical Sarnoff Corp
Publication of EP1050162A1 publication Critical patent/EP1050162A1/fr
Publication of EP1050162A4 publication Critical patent/EP1050162A4/fr
Ceased legal-status Critical Current

Links

Classifications

    • H—ELECTRICITY
    • H04—ELECTRIC COMMUNICATION TECHNIQUE
    • H04N—PICTORIAL COMMUNICATION, e.g. TELEVISION
    • H04N7/00—Television systems
    • H04N7/01—Conversion of standards, e.g. involving analogue television standards or digital television standards processed at pixel level
    • H04N7/0105—Conversion of standards, e.g. involving analogue television standards or digital television standards processed at pixel level using a storage device with different write and read speed
    • H—ELECTRICITY
    • H04—ELECTRIC COMMUNICATION TECHNIQUE
    • H04N—PICTORIAL COMMUNICATION, e.g. TELEVISION
    • H04N19/00—Methods or arrangements for coding, decoding, compressing or decompressing digital video signals
    • H04N19/10—Methods or arrangements for coding, decoding, compressing or decompressing digital video signals using adaptive coding
    • H04N19/169—Methods or arrangements for coding, decoding, compressing or decompressing digital video signals using adaptive coding characterised by the coding unit, i.e. the structural portion or semantic portion of the video signal being the object or the subject of the adaptive coding
    • H04N19/186—Methods or arrangements for coding, decoding, compressing or decompressing digital video signals using adaptive coding characterised by the coding unit, i.e. the structural portion or semantic portion of the video signal being the object or the subject of the adaptive coding the unit being a colour or a chrominance component
    • H—ELECTRICITY
    • H04—ELECTRIC COMMUNICATION TECHNIQUE
    • H04N—PICTORIAL COMMUNICATION, e.g. TELEVISION
    • H04N19/00—Methods or arrangements for coding, decoding, compressing or decompressing digital video signals
    • H04N19/42—Methods or arrangements for coding, decoding, compressing or decompressing digital video signals characterised by implementation details or hardware specially adapted for video compression or decompression, e.g. dedicated software implementation
    • H04N19/423—Methods or arrangements for coding, decoding, compressing or decompressing digital video signals characterised by implementation details or hardware specially adapted for video compression or decompression, e.g. dedicated software implementation characterised by memory arrangements
    • H04N19/426—Methods or arrangements for coding, decoding, compressing or decompressing digital video signals characterised by implementation details or hardware specially adapted for video compression or decompression, e.g. dedicated software implementation characterised by memory arrangements using memory downsizing methods
    • H04N19/428—Recompression, e.g. by spatial or temporal decimation
    • H—ELECTRICITY
    • H04—ELECTRIC COMMUNICATION TECHNIQUE
    • H04N—PICTORIAL COMMUNICATION, e.g. TELEVISION
    • H04N19/00—Methods or arrangements for coding, decoding, compressing or decompressing digital video signals
    • H04N19/60—Methods or arrangements for coding, decoding, compressing or decompressing digital video signals using transform coding
    • H04N19/61—Methods or arrangements for coding, decoding, compressing or decompressing digital video signals using transform coding in combination with predictive coding
    • H—ELECTRICITY
    • H04—ELECTRIC COMMUNICATION TECHNIQUE
    • H04N—PICTORIAL COMMUNICATION, e.g. TELEVISION
    • H04N7/00—Television systems
    • H04N7/01—Conversion of standards, e.g. involving analogue television standards or digital television standards processed at pixel level
    • H04N7/0112—Conversion of standards, e.g. involving analogue television standards or digital television standards processed at pixel level one of the standards corresponding to a cinematograph film standard

Definitions

  • the invention relates to video processing systems generally, and more particularly, video processing systems capable of receiving and processing a plurality of video signal formats, such as the various high definition and standard definition formats.
  • NTSC National Television
  • MPEG Moving Pictures Experts Group
  • the new DTV standards allow broadcasters to deliver virtually any format up to 1920 x 1080 pixels.
  • DTV receivers must be capable of receiving source video comprising image sequences that vary in spatial resolution (480 lines, 720 lines, or 1080 lines), in temporal resolution (60 fps, 30 fps, or 24 fps), and in scanning format (2:1 interlaced or progressive scan).
  • Such a multisync approach may be implemented in a video or television environment by using, e.g., studio equipment raster formats standardized by the Society of Motion Picture and Television Engineers (SMPTE).
  • SMPTE Society of Motion Picture and Television Engineers
  • the multisync approach leads to an increase in cost due to the more complicated deflection circuitry, an increase in power consumption, and a high inter-format switching latency (i.e., greater than one video frame) due to long time constants associated with deflection coil inductance.
  • the Lee arrangement disadvantageously requires complex timing, switching and video processing circuitry.
  • the television signal produced by the Lee arrangement will inherently cause motion video artifacts on a display device in the case of 24Hz source video (e.g., such as film).
  • 24Hz source video e.g., such as film
  • the Lee arrangement uses the well known 3:2 pull-up sequence to convert 24 frames per second video into 60 frames per second, which results in motion jitter artifacts when the converted video is displayed. Since most prime time television is mastered on film, a large percentage of video material will be continue to be transmitted in one of the 24 Hz progressive scan formats.
  • the invention is a method and concomitant apparatus for electronic format and frame rate conversion in a multiple format video processing system adapted to avoid display motion artifacts causes by 3:2 conversion of 24Hz video source video by tripling the frame rate of the source video and responsively adjusting the format of the resultant video signal.
  • the invention is a method for use in a video processing system comprising a format converter and a frame rate converter, the format converter adapting at least one of a vertical format and a horizontal format of an input video signal in response to a format control signal, the frame rate converter adapting a frame rate of the input video signal in response to a frame rate control signal, the method comprising the steps of: identifying a format and frame rate of the input video signal; adapting the format of the input video signal to a native display format; and in the case of the frame rate of the input video signal being a first value, illustratively approximately 24Hz, tripling the frame rate of the input video signal.
  • a first value illustratively approximately 24Hz
  • the invention is also an apparatus for processing an input video signal having one of a plurality of video formats to produce an output video signal, the apparatus comprising: a format converter, coupled to receive the input video signal, for adapting a vertical and horizontal format of the input video signal in response to a format control signal; a frame rate converter, coupled to the format converter, for adapting a frame rate of the input video signal in response to a frame rate control signal; and a controller, coupled to the format converter and the frame rate converter, for generating the format control signal and the frame rate control signal; wherein the controller, in the case of an input video signal having a frame rate of a first value, causing the frame rate converter to triple the input video frame rate, and causing the format converter to adapt the vertical and horizontal format of the input video signal to a format suitable for use by the display device.
  • FIG. 1 shows high-level block diagram of a DTV receiver according to the invention
  • FIG. 2 shows high-level block diagram of a DTV receiver according to the invention and including a light valve display
  • FIG. 3 is a flow diagram of a method for processing a video signal according to the invention.
  • DTV digital television
  • ATSC ATSC television receiver
  • the invention is applicable to any multiple format video processing system, including those systems adapted to DVB, MPEG-1, MPEG-2 and other information streams.
  • FIG. 1 shows high-level block diagram of a DTV receiver 100 according to the invention.
  • the DTV receiver 100 comprises a video processing section and a timing section.
  • the video processing section comprises a video decoder 120, an optional de-interlacer 130, a vertical resizer 140, a horizontal resizer 150 and a frame buffer 160.
  • the timing section comprises a clock circuit 110, a raster generator 190, a display clock 195, a read address generator 180 and a write address generator 185.
  • a video signal S2 to be processed by the video processing section is received by, e.g., a DTV front end comprising, e.g., an antenna 102, a tuner 104, a demodulator 106 and a transport demultiplexer 108.
  • a processed video signal S8 is displayed (after appropriate color matrix processing) on, e.g., a display device 175 according to horizontal and vertical timing signals H-DEF and V-DEF that are produced by raster generator 190.
  • RF source 102 (illustratively, an antenna or cable television distribution network), provides a radio frequency (RF) signal RF comprising a plurality of television signals modulated according to a vestigial sideband (VSB), quadrature amplitude modulation (QAM) or other suitable modulation scheme.
  • the provided RF television signals are coupled to tuner 104, which downconverts a desired television signal to produce a first intermediate frequency (IF) television signal IF.
  • a demodulator 106 illustratively a VSB or QAM demodulator, demodulates the IF television signal IF to produce a digital information stream SI, illustratively an MPEG-like system stream SI containing one or more MPEG-like program transport streams.
  • the MPEG-like program transport streams are analogous to NTSC channels, in that each program transport stream typically transports the video and audio portions of a single program, such as a movie or other audio-visual program.
  • Each program transport stream comprises a plurality of elementary streams associated with the video and audio portions of the transported audio-visual program.
  • Transport demultiplexer 108 operates in a known manner to demultiplex a particular program transport stream from the MPEG-like system stream SI.
  • Elementary audio stream(s) S3 associated with the demultiplexed program transport stream are coupled to an audio decoder 115 for decoding prior to processing by an audio driver circuit (not shown).
  • Elementary video stream(s) S2 associated with the demultiplexed program transport stream are coupled to video decoder 120.
  • Transport demultiplexer 108 also extracts a program clock reference (PCR) signal included in so-called adaptation fields of selected transport stream packets (i.e., reference packets) of the demultiplexed program transport stream.
  • the PCR is a sample of the 27MHz clock that was used to encode the demultiplexed program transport stream prior to transmission of the program transport stream.
  • the extracted PCR is coupled to clock circuit 110.
  • Clock circuit 110 comprises, illustratively, a phase locked loop (PLL) 112, and a voltage controlled oscillator (VCO) 114.
  • the clock circuit 110 generates a system clock f SYS , illustratively a 27MHz system clock suitable for processing MPEG-like information streams.
  • the clock circuit 110 utilizes the PCR extracted from the demultiplexed program transport stream to lock the decoder system clock (i.e., the system clock f SYS ) of DTV receiver 100 to the system clock of the encoder that produced demultiplexed program transport stream.
  • the decoder system clock i.e., the system clock f SYS
  • PLL 112 operates in a known manner to generate a control signal Cl in response to a comparison of the (nominally) 27MHz output of the VCO 114 to the PCR received from the transport demultiplexer 108.
  • VCO 114 in response to control signal Cl, operates in a known manner to increase or decrease the frequency of the 27MHz system clock f SYS .
  • Video decoder 120 decodes the video stream S2 in a standard manner to produce a decoded video signal S4 having a given transmission format and frame rate.
  • the video decoder 120 examines the sequence header of video stream S2 to determine the format, colorimetry (if available) and other information associated with the video signal encoded within video stream S2.
  • video decoder 140 couples the format, colorimetry and other information to an output as a header data signal HD.
  • Optional de-interlacer 130 receives the decoded video signal S4 and at least a portion of the header data signal HD.
  • de-interlacer 130 converts the decoded video signal S4 into a progressive scan format video signal that is coupled to an output as video signal S5. If the decoded video signal S4 comprises video information having a progressive scan format, then de-interlacer 130 couples the decoded video signal S4 directly to the output as video signal S5.
  • the de-interlacer 130 may be implemented, illustratively, using a motion-adaptive approach that requires frame(s) storage, or using a straightforward a vertical interpolation or line repetition approach.
  • Horizontal resizer 150 receives the video signal S5 and, in response to a control signal HS from controller 200, selectively changes the number of picture elements (pixels) per line of video information included within video signal S5.
  • Horizontal resizer 150 produces a horizontally resized video signal S6.
  • Horizontal resizer 150 is capable of increasing the number of pixels per line by, e.g., using interpolation techniques to calculate luminance and chrominance information of a new pixel to be inserted between two existing pixels.
  • Horizontal resizer 150 is capable of decreasing the number of pixels per line by, e.g., decimating a video line by removing every Nth pixel in the line.
  • Vertical resizer 140 receives the horizontally resized video signal S6 and, in response to a control signal VS from a controller 200, selectively changes the number of vertical scanning lines per frame of video information included within video signal S6. Vertical resizer 140 produces a vertically resized video signal S7. Vertical resizer 140 is capable of increasing the number of lines per video frame by, e.g., using interpolation techniques to calculate luminance and chrominance information of a new line to be inserted between two existing lines. Vertical resizer 140 is also capable of decreasing the number of lines per video frame by, e.g., decimating a video frame by using interpolation techniques to calculate new scan lines at a reduced line density.
  • the de-interlacing function may be incorporated within vertical resizing unit 140.
  • horizontal resizer 150 is coupled to receive the decoded video signal S4 directly from the video decoder 120, as indicated by the dashed line in FIG. 1.
  • Frame buffer 160 receives the selectively vertically and horizontally resized video signal S7.
  • Frame buffer 160 is a double buffering type of frame buffer comprising an input frame store buffer 162 and an output frame store buffer 164.
  • the video information within video signal S7 is stored in the input frame store buffer 162 in response to a buffer input control signal IN.
  • the contents of the output frame store buffer 164 are entirely read, the contents of the input frame store buffer 162 are used as the output frame store buffer 164. That is, the input buffer and output buffer are functionally swapped, thereby obviating the need to transfer input buffer information into an output buffer.
  • the video information stored in the output frame store buffer 164 is coupled to a frame buffer output as buffered video signal S8 in response to a buffer output control signal OUT.
  • frame buffer 160 is a double buffering type of frame buffer
  • output data may be retrieved from the output frame store buffer 164 at data rate that is higher (or lower) than the rate at which input data is stored in the input frame store buffer 162. That is, the clock frequency associated with video signal S7 does not need to be the same as the clock frequency associated with buffered video signal S8.
  • each video frame is read out twice from the output frame store buffer 164 before the next video frame is move into the output frame store buffer 164.
  • Frame buffer 160 is, preferably, a double buffering arrangement as depicted in FIG. 1.
  • a single buffering arrangement may also be used, but that the single buffer arrangement tends to produce a "tearing" artifact on a displayed image when the buffer read and buffer write rates are different.
  • the buffer read rate (determined by the OUT signal) and the buffer write rate (determined by the IN signal) are likely to be different, and, in the case of 24Hz source video, will be differed as will be described below.
  • Such display rate conversion is required, since the direct use of a low transmission frame rate video signal (such as 24 or 30 Hz) would cause undesirable large area flicker for images displayed using most display technologies.
  • RGB matrix and driver 170 receives the buffered video signal S8.
  • RGB matrix and driver 170 operates in a known manner to process buffered video signal S8 according to matrix coefficients, transfer characteristics and color primary information included within a sequence header of elementary video stream S2.
  • RGB matrix and driver 170 performs the color conversion processing needed to convert the transmitted Y, Cr, Cb color components to the red (R), green (G) and blue (B) color signals needed for display.
  • the three color signals R, G, and B are coupled to a display device 175, where each color signal is used to drive, e.g., an associated electron gun in a picture tube (not shown). It must be noted that the three color signals R, G, and B generated by RGB matrix and driver 170 may require additional amplification by appropriate driver circuitry (not shown) before being coupled to the display device 175.
  • Raster generator 190 generates a fixed frequency horizontal deflection signal H-DEF and a vertical deflection signal V-DEF in a conventional manner in response to a raster clock signal f ⁇ ,,,.
  • the raster clock signal f ⁇ is generated in a conventional manner by a display clock circuit 195.
  • the horizontal and vertical deflection signals H-DEF, V-DEF are used to drive, e.g., associated horizontal and vertical deflection coils, respectively, in a picture tube. It must be noted that the horizontal and vertical deflection signals H-DEF, V-DEF generated by raster generator 190 may require amplification by appropriate driver circuitry (not shown) before being coupled to the display device 175.
  • Write address generator 180 generates the frame buffer input control signal IN in response to a control signal WRITE, from controller 200, and the clock signal f s ⁇ s .
  • read address generator 185 generates the buffer output control signal OUT in response to a control signal READ, from controller 200, and a clock signal f ⁇ ,,,. It is important to note that the video information within video signal S7 is stored in the input frame store buffer 162 at a rate determined by a system clock f s ⁇ s . Similarly, the video information stored in the output frame store buffer 164 is retrieved at a rate determined by a raster clock f RAST .
  • Controller 200 may be implemented in a standard manner using a standard microprocessor, a memory unit comprising, and input/output port and associated support circuitry. Controller 200 may also comprise a special purpose digital signal processing circuit. Controller 200 receives format, colorimetry and other information relating to the decoded video signal S4 from the video decoder 120 via the header data signal HD. Controller 200 utilizes this information, and additional information related to the display device 175 (e.g., the native format of the display device), to generate a vertical size control signal VS for vertical resizer 140, a horizontal size control signal HS for horizontal resizer 150, a write address control signal WRITE for write address generator 180 and a read address control signal READ for read address generator 185
  • all of the above processing and storage operations are performed using the 4:2:0 sampling (i.e., MPEG YUV) component format in order to minimize processing and storage requirements.
  • 4:2:0 sampling i.e., MPEG YUV
  • An ATSC receiver such as the exemplary DTV receiver 100 of FIG. 1, will need to process video signals according to at least the ATSC recommended compression formats. These formats are shown below in Table 1.
  • Table 1 "P” denotes progressive scan and "I” denotes interlaced scan.
  • the frame rate numbers shown in Table 1 are integer values; the ATSC standard also allows the frame rate values to be multiplied by 1000/1001 (i.e., 59.94Hz, instead of 670Hz based).
  • the normally independent video format conversion and display rate conversion processes are controlled and coordinated according to the invention. That is, the video format of an input video signal is controlled using the de-interlacer 130, the vertical resizer 140 and the horizontal resizer 150. Similarly, the display rate conversion process is controlled using the write address generator 180 and the read address generator 185.
  • the controller 200 controls both processes, and coordinates the use of the processes to ensure that the image displayed on the display device 175 does not include motion artifacts caused by the use of 24Hz source material in 60Hz display devices.
  • the display device 175 operates at a frame refresh rate of 60Hz (or 59.94Hz), with a type of projection display.
  • the DTV receiver 200 of FIG. 2 does not include circuitry for generating horizontal and vertical deflection signals.
  • the read address generator 185 is switched to a 6/5 (i.e., 72/60) higher frequency to provide a 72 Hz readout of the double buffered frame display when 24 Hz transmission formats are present. It should be noted that spatial format adjustments of 24Hz transmission formats are generally not required for such displays.
  • the display device 175 comprises a cathode ray tube (CRT) display.
  • the horizontal deflection frequency of the CRT display should remain constant, thus requiring a 5/6 (i.e., 60/72) change in the number of scan lines.
  • controller 200 causes vertical resizer 140 to reduce the number of lines in the video signal S5.
  • controller 200 causes the output frame store buffer 164 to be read twice before receiving the next frame.
  • controller 200 causes the output frame store buffer 164 to be read three times before receiving the next frame.
  • Table 2 shows a listing of video transmission and display formats, and processing parameters suitable for processing such video signals within the context of the DTV receiver 100. Specifically, the processing parameters are suitable for processing such video signals in the above-described manner for the case of display device 175 being a 1920 pixel by 1080 line progressive scan display having a horizontal scanning frequency of 64.8kHz. It should be noted that this display 175 is operated in a 900 line mode in the case of 24Hz source video.
  • the vertical interpolation parameter (Vert. Interp.), horizontal interpolation parameter (Horiz. Interp J and frame repeat parameter (Frame Repeat) comprise, respectively, the vertical resizing factor, the horizontal resizing factor, and the frame rate conversion factor to be utilized by the controller 200 in response to a particular transmission format.
  • the controller 200 modifies these parameters, as previously discussed, to preserve a fixed
  • Transmitted video information having a field or frame rate of 60Hz is not subjected to frame rate conversion.
  • transmitted video information having a frame rate 30Hz is converted to 60Hz (or 59.94Hz) using a 2:1 frame repeat. That is, the controller 200 causes the output frame store buffer 164 of frame buffer 160 to be read twice for each frame.
  • the DTV receiver 100 of FIG. 1 operates in a different manner when 24Hz video is decoded. Specifically, the 24Hz (or 24*1000/1001Hz) video is resized, as necessary in the format conversion process, and subsequently converted to 72Hz (or 72*1000/1001Hz) video in the frame rate conversion process.
  • the display device 175 is operated at a 72Hz refresh rate when 24 Hz video is present. It must be noted that the format conversion process is adapted to the 72Hz frame rate conversion by the controller 200, as will be explained below.
  • the 24Hz (or 24* 1000/1001Hz) video is resized, as necessary in the format conversion process, and subsequently converted to 48Hz (or 48* 1000/1001Hz) video in the frame rate conversion process.
  • 48Hz operation one skilled in the art using the teachings of this disclosure will be able to adapt the various parameters associated with implementing the described 72Hz method and apparatus to a 48Hz method and apparatus.
  • Such 48Hz operation may be desirable where the display device is a liquid crystal display device. It is important to note that by utilizing an integer multiple (i.e., three for 72Hz and 2 for 48Hz), the invention avoids 3:2 artifacts as described herein.
  • FIG. 2 shows high-level block diagram of a DTV receiver according to the invention and including a light valve display. Since the DTV receiver 200 of FIG. 2 operates in substantially the same manner as the DTV receiver 100 of FIG. 1, only differences between the two figures will be discussed. Specifically, the DTV receiver 200 includes a display 175 comprising, illustratively, a light valve or digital micromirror display (DMD) type, or liquid crystal display (LCD)
  • DMD digital micromirror display
  • LCD liquid crystal display
  • Table 3 shows the same type of information as listed above in Table 2, except that Table 3 is directed to the case of display device 175 being a 1280 pixel by 720 line progressive scan display having a horizontal scanning frequency of 45kHz. It should be noted that this display is operated in a 600 line mode in the case of 24Hz source video.
  • Table 4 shows the same type of information as listed above in Tables 2-3, except that Table 4 is directed to the case of display device 175 being a 1920 pixel by 1080 line interlaced scan display having a horizontal scanning frequency of 32kHz. It should be noted that this display is operated in a 900 line mode in the case of 24Hz source video.
  • the above approach for 1920x1080 progressive scan (Table 2) is used, but with modifications appropriate to the fact that the display is interlaced.
  • the complexity and memory required to implement the de-interlacer 130 can be substantially reduced, since the highest rate de-interlacing needs only be performed on 480 line format video. It should also be noted that the read address generation circuitry must be modified such that the double frame buffer 160 is capable of producing an interlaced scan format output signal S8.
  • Table 5 shows the same type of information as listed above in Tables 2-4, except that Table 5 is directed to the case of display device 175 being a 1280 pixel by 720 line interlaced scan display having a horizontal scanning frequency of 22.5kHz. It should be noted that this display is operated in a 600 line mode in the case of 24Hz source video.
  • 1280x720 progressive scan (Table 3) is used, but with modifications appropriate to the fact that the display is interlaced.
  • the complexity and memory required in the de-interlacer 130 can be substantially reduced, and the read address generation circuitry 185 must be modified.
  • Tables 2-5 include several occurrences of interpolation ratios such as 30/11, 20/11 and 15/11. It should be noted that these ratios could be simplified to, respectively, 3/1, 2/1 and 3/2 in order to reduce interpolator complexity. Such simplification would, of course, result in some cropping of the active picture area.
  • FIG. 3 is a flow diagram of a method 300 for processing a video signal according to the invention.
  • FIG. 3 is a flow diagram of a method for optimally formatting a video signal such that a 3:2 pull-up artifact is not propagated through to a display device, such as the display device 175 depicted in FIGS. 1 and 2.
  • the routine 300 of FIG. 3 may be implemented in hardware, software or a combination of hardware and software utilizing, illustratively, controller 200 of FIGS. 1 and 2.
  • the routine 300 of FIG. 3 is entered at step 302, when an input video signal is received by either the DTV receiver of FIG. 1, or the DTV receiver 200 of FIG. 2.
  • the format and frame rate of the video signal is identified, and the routine proceeds to step 306.
  • a query is made as to whether the format of the received video signal is compatible with the native format of the display device 175. If the query at step 306 is answered negatively, then the routine proceeds to step 308, where the format of the video signal is adapted to conform to the native format of the display device. The routine 300 then proceeds to step 310. If the query at step 306 is answered affirmatively, then the routine 300 proceeds to step 310.
  • a query is made as to whether the frame rate of the received video signal is equal to approximately 24 Hz (e.g., 24 Hz or 23.97 Hz). If the query at step 310 is answered negatively, then the routine 300 proceeds to step 312, where the frame rate of the received video signal is tripled. That is, at step 312 the controller 200 causes a frame rate converter to increase the approximately 24 Hz frame rate of the input video signal to approximately 72 Hz. In this manner 3:2 pull-up artifacts typically associated with converting a 24 frame per second video signal into, e.g., 30Hz or 60Hz frame rate video signals are avoided. The routine 300 then proceeds to step 314, where it is exited.
  • 24 Hz e.g., 24 Hz or 23.97 Hz
  • the above-described embodiments of the invention provide methods and apparatus that avoid display motion artifacts causes by 3:2 conversion of 24Hz video source video.
  • format related functions that may be used to optimize the operations of, e.g., a multiple video format DTV receiver.
  • a multiple format video signal processing system operating in conjunction with a display device timing system to produce synchronized video and timing signals suitable for use by a fixed horizontal scanning frequency display device is described in more detail in co-pending U.S. Patent application No. 09/001952 (Attorney Docket No. 12713) filed on the same day as the present application, and incorporated herein by reference in its entirety.
  • Another example is a video processing system that automatically adjusts video processor operations, such as horizontal peaking, vertical peaking and colorimetry parameters, depending upon the format of a received video signal is described in more detail in co-pending U.S. Patent application

Landscapes

  • Engineering & Computer Science (AREA)
  • Multimedia (AREA)
  • Signal Processing (AREA)
  • Television Systems (AREA)

Abstract

L'invention concerne un appareil de conversion électronique de format et de fréquence de trame dans un système de traitement vidéo à formats multiples, adapté pour empêcher l'affichage d'artefacts de mouvements dus à une conversion en 3:2 d'une source vidéo de 24 Hz, grâce au triplement de la fréquence de trame de la vidéo source (312) et à l'ajustement, en réponse, du format du signal vidéo (308) obtenu.
EP98964925A 1997-12-31 1998-12-31 CONVERSION DE FREQUENCE DE TRAME ET DE FORMAT POUR AFFICHAGE D'UNE SOURCE VIDEO DE 24 Hz Ceased EP1050162A4 (fr)

Applications Claiming Priority (3)

Application Number Priority Date Filing Date Title
US159697A 1997-12-31 1997-12-31
US1596 1997-12-31
PCT/US1998/027542 WO1999034597A1 (fr) 1997-12-31 1998-12-31 CONVERSION DE FREQUENCE DE TRAME ET DE FORMAT POUR AFFICHAGE D'UNE SOURCE VIDEO DE 24 Hz

Publications (2)

Publication Number Publication Date
EP1050162A1 true EP1050162A1 (fr) 2000-11-08
EP1050162A4 EP1050162A4 (fr) 2003-05-28

Family

ID=21696885

Family Applications (1)

Application Number Title Priority Date Filing Date
EP98964925A Ceased EP1050162A4 (fr) 1997-12-31 1998-12-31 CONVERSION DE FREQUENCE DE TRAME ET DE FORMAT POUR AFFICHAGE D'UNE SOURCE VIDEO DE 24 Hz

Country Status (4)

Country Link
EP (1) EP1050162A4 (fr)
JP (1) JP4928666B2 (fr)
AU (1) AU2014199A (fr)
WO (1) WO1999034597A1 (fr)

Families Citing this family (8)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US6522363B1 (en) * 1999-07-30 2003-02-18 Thomson Licensing S.A. Display frame rate adaptation
US20020149696A1 (en) * 2001-02-23 2002-10-17 Eastman Kodak Company Method for presenting improved motion image sequences
US20030202119A1 (en) * 2002-04-30 2003-10-30 Koninklijke Philips Electronics N.V. Video processing for electronic cinema
JP2004159191A (ja) 2002-11-07 2004-06-03 Seiko Epson Corp 画像データに応じたフレームレートの変換
JP4226933B2 (ja) * 2003-03-11 2009-02-18 パイオニア株式会社 映像信号処理装置
WO2008018015A1 (fr) * 2006-08-09 2008-02-14 Koninklijke Philips Electronics N.V. Dispositif d'élévation d'une fréquence image
TW201026021A (en) * 2008-12-17 2010-07-01 Wistron Corp Method for processing video and apparatus therefor
CN110618802A (zh) * 2019-10-31 2019-12-27 睿思半导体(重庆)有限公司 显示适配方法及无帧缓存的显示适配装置

Citations (2)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US5594552A (en) * 1992-10-30 1997-01-14 Sony Corporation Apparatus and method for producing downwards compatible video signals with increased vertical resolution, and apparatus for reproducing and displaying same
JPH09322096A (ja) * 1996-05-27 1997-12-12 Mitsubishi Electric Corp フォーマット変換回路並びに該フォーマット変換回路を備えたテレビジョン受像機

Family Cites Families (3)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
JPH06178274A (ja) * 1992-11-30 1994-06-24 Sony Corp 動画像復号化装置
KR950012664B1 (ko) * 1993-08-18 1995-10-19 엘지전자주식회사 1050라인 비월주사식 모니터 디스플레이 영상포맷을 갖는 에치디티브이(hdtv)수신장치
US5452024A (en) * 1993-11-01 1995-09-19 Texas Instruments Incorporated DMD display system

Patent Citations (2)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US5594552A (en) * 1992-10-30 1997-01-14 Sony Corporation Apparatus and method for producing downwards compatible video signals with increased vertical resolution, and apparatus for reproducing and displaying same
JPH09322096A (ja) * 1996-05-27 1997-12-12 Mitsubishi Electric Corp フォーマット変換回路並びに該フォーマット変換回路を備えたテレビジョン受像機

Non-Patent Citations (2)

* Cited by examiner, † Cited by third party
Title
CASTAGNO R ET AL: "A METHOD FOR MOTION ADAPTIVE FRAME RATE UP-CONVERSION" IEEE TRANSACTIONS ON CIRCUITS AND SYSTEMS FOR VIDEO TECHNOLOGY, IEEE INC. NEW YORK, US, vol. 6, no. 5, 1 October 1996 (1996-10-01), pages 436-445, XP000627032 ISSN: 1051-8215 *
See also references of WO9934597A1 *

Also Published As

Publication number Publication date
WO1999034597A1 (fr) 1999-07-08
EP1050162A4 (fr) 2003-05-28
AU2014199A (en) 1999-07-19
JP4928666B2 (ja) 2012-05-09
JP2002500480A (ja) 2002-01-08

Similar Documents

Publication Publication Date Title
US6549240B1 (en) Format and frame rate conversion for display of 24Hz source video
US6118486A (en) Synchronized multiple format video processing method and apparatus
US9088686B2 (en) Video signal switching
US6057889A (en) Format-responsive video processing system
US7262818B2 (en) Video system with de-motion-blur processing
US7333149B2 (en) Apparatus and method for converting analog and digital video format
US7064790B1 (en) Adaptive video data frame resampling
KR100190247B1 (ko) 텔레비젼 화상을 나란하게 디스플레이하는 비디오 시스템
KR20000057301A (ko) 다중 포맷의 비디오 신호 프로세서용 메모리 구조
US20040085480A1 (en) Method and video processing unit for processing a video signal
JP4568469B2 (ja) ２つの異なるビデオプログラムを同時に記録及び表示するための方法及び装置
GB2422978A (en) Image quality correction based on detected frame encoding and bit rate information
KR100769244B1 (ko) 인터레이싱된 비디오 신호를 프로그레시브 비디오 신호로 변환하는 방법, 인터레이싱된 ｍｐｅｇ 비디오 신호를 프로그레시브 비디오 신호로 변환하는 방법 및 시스템
KR101366199B1 (ko) 공유 메모리 멀티 비디오 채널 디스플레이 장치 및 방법
US20050117654A1 (en) High-definition dual video decoder and decoding method, and digital broadcasting receiver using the same
US6380983B1 (en) TV receiver with selectable signal processing systems
US20050104899A1 (en) Real time data stream processor
US6900845B1 (en) Memory architecture for a multiple format video signal processor
JP4928666B2 (ja) ２４Ｈｚソース・ビデオ表示のためのフォーマット及びフレーム・レート変換
JPH08251504A (ja) ビデオディスプレイシステム
KR19990003971A (ko) Pdp-tv의 pip 구동장치
KR100385975B1 (ko) 비디오 포맷 변환장치 및 방법
JP2000333166A (ja) 高効率符号化画像の復号手段及び同手段を有する画像表示装置
JP2000324419A (ja) 画像処理装置及び方法
KR100367727B1 (ko) 웨이브릿 변환을 이용하여 고선명도 이미지를 저선명도 이미지로 전환하는 방법 및 장치

Legal Events

Date Code Title Description
PUAI Public reference made under article 153(3) epc to a published international application that has entered the european phase

Free format text: ORIGINAL CODE: 0009012

17P Request for examination filed

Effective date: 20000717

AK Designated contracting states

Kind code of ref document: A1

Designated state(s): DE FR GB IT NL

A4 Supplementary search report drawn up and despatched

Effective date: 20030410

17Q First examination report despatched

Effective date: 20040413

RAP1 Party data changed (applicant data changed or rights of an application transferred)

Owner name: MEDIATEK INC.

STAA Information on the status of an ep patent application or granted ep patent

Free format text: STATUS: THE APPLICATION HAS BEEN REFUSED

18R Application refused

Effective date: 20061027