EP0978042A2 - Verfahren zur übertragung eines betriebssystems in datenverarbeitungsanlagen - Google Patents
Verfahren zur übertragung eines betriebssystems in datenverarbeitungsanlagenInfo
- Publication number
- EP0978042A2 EP0978042A2 EP98931931A EP98931931A EP0978042A2 EP 0978042 A2 EP0978042 A2 EP 0978042A2 EP 98931931 A EP98931931 A EP 98931931A EP 98931931 A EP98931931 A EP 98931931A EP 0978042 A2 EP0978042 A2 EP 0978042A2
- Authority
- EP
- European Patent Office
- Prior art keywords
- addresses
- operating system
- target hardware
- reserved
- hardware
- Prior art date
- Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
- Withdrawn
Links
Classifications
-
- G—PHYSICS
- G06—COMPUTING; CALCULATING OR COUNTING
- G06F—ELECTRIC DIGITAL DATA PROCESSING
- G06F12/00—Accessing, addressing or allocating within memory systems or architectures
- G06F12/02—Addressing or allocation; Relocation
- G06F12/08—Addressing or allocation; Relocation in hierarchically structured memory systems, e.g. virtual memory systems
- G06F12/10—Address translation
- G06F12/109—Address translation for multiple virtual address spaces, e.g. segmentation
Definitions
- the invention relates to a method for data processing systems for controlling the transmission of an operating system for original hardware that supports a real addressing mode to target hardware that processes only virtual addresses.
- microprocessors in mainframe computer systems e.g. B. in IBM / 390 systems, differentiate in the addressing of the main memory between a "real" and a "virtual" addressing mode.
- real mode the entire main memory available to the operating system can be addressed directly and independently of the process. This is e.g. B. required when booting the system, interrupt handling and communication with the input / output processors.
- processors e.g. B. RISC processors R4000 from MIPS
- memory addressing takes place at least in part via so-called “virtual” addresses which (usually with the aid of conversion tables) are mapped to physical memory addresses. This mapping is often dependent on the process currently running on the system.
- FIG. 1 shows a schematic illustration to explain the address assignments and FIG. 2 shows an associated mapping diagram
- FIG. 1 shows the schematic representation of the main memory HS1 of an original hardware Ml in the left part of the figure and the main memory HS2 of a target hardware M2 in the right part of the figure, PSA denoting the address space of the physical memory and DAR the superimposed real address space for the original hardware Ml.
- the latter is also the start address of the operating system OS1 to be ported with the addresses EV1 for accepting exceptional conditions.
- the address space for the operating system OSl extends to the address Bl-1, and the address Bl is z.
- the start addresses EV2 for accepting the exception bindings at the beginning of the address space PSA for the physical memory are provided with a separate control Program GSP coupled, which forms a bridge to the porting operating system 0S2 so that it can react to the exceptional conditions of the M2 system.
- the scope of the separate control program GSP depends, among other things, on the configuration of the target hardware M2, so that the start of the address space available to the operating system in physical memory cannot be determined from the outset.
- FIG 2 illustrates this relationship.
- the reserved address space RADR with real addressing is shown along the abscissa axis and the address space PSA for the physical memory along the ordinate axis.
- the real address space corresponds to 0 to B2-A2 for the ported
- Operating system OS2 with the physical address space A2 is B2. The same applies to the ported user program AWP2.
- one of the virtual address spaces is reserved for the real addressing mode.
- the currently valid address space identifier shows which addressing mode applies, and the control for address management and translation as well as for the reloading processes can react accordingly.
Landscapes
- Engineering & Computer Science (AREA)
- Theoretical Computer Science (AREA)
- Physics & Mathematics (AREA)
- General Engineering & Computer Science (AREA)
- General Physics & Mathematics (AREA)
- Memory System Of A Hierarchy Structure (AREA)
Applications Claiming Priority (3)
Application Number | Priority Date | Filing Date | Title |
---|---|---|---|
DE19717102A DE19717102A1 (de) | 1997-04-23 | 1997-04-23 | Verfahren zur Übertragung eines Betriebssystems in Datenverarbeitungsanlagen |
DE19717102 | 1997-04-23 | ||
PCT/DE1998/001071 WO1998048355A2 (de) | 1997-04-23 | 1998-04-16 | Verfahren zur übertragung eines betriebssystems in datenverarbeitungsanlagen |
Publications (1)
Publication Number | Publication Date |
---|---|
EP0978042A2 true EP0978042A2 (de) | 2000-02-09 |
Family
ID=7827471
Family Applications (1)
Application Number | Title | Priority Date | Filing Date |
---|---|---|---|
EP98931931A Withdrawn EP0978042A2 (de) | 1997-04-23 | 1998-04-16 | Verfahren zur übertragung eines betriebssystems in datenverarbeitungsanlagen |
Country Status (4)
Country | Link |
---|---|
EP (1) | EP0978042A2 (ja) |
JP (1) | JP2000513128A (ja) |
DE (1) | DE19717102A1 (ja) |
WO (1) | WO1998048355A2 (ja) |
Family Cites Families (6)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
JPS58102380A (ja) * | 1981-12-11 | 1983-06-17 | Hitachi Ltd | 仮想記憶管理方法 |
US5038281A (en) * | 1986-09-19 | 1991-08-06 | International Business Machines Corporation | Acceleration of system interrupts between operating systems in guest-host relationship |
JP2510605B2 (ja) * | 1987-07-24 | 1996-06-26 | 株式会社日立製作所 | 仮想計算機システム |
JP2839201B2 (ja) * | 1990-07-30 | 1998-12-16 | 株式会社日立製作所 | 仮想計算機システム |
US5479631A (en) * | 1992-11-19 | 1995-12-26 | International Business Machines Corporation | System for designating real main storage addresses in instructions while dynamic address translation is on |
US5515525A (en) * | 1993-09-28 | 1996-05-07 | Bull Hn Information Systems Inc. | Emulating the memory functions of a first system on a second system |
-
1997
- 1997-04-23 DE DE19717102A patent/DE19717102A1/de not_active Withdrawn
-
1998
- 1998-04-16 JP JP10544720A patent/JP2000513128A/ja active Pending
- 1998-04-16 WO PCT/DE1998/001071 patent/WO1998048355A2/de not_active Application Discontinuation
- 1998-04-16 EP EP98931931A patent/EP0978042A2/de not_active Withdrawn
Non-Patent Citations (1)
Title |
---|
See references of WO9848355A2 * |
Also Published As
Publication number | Publication date |
---|---|
WO1998048355A2 (de) | 1998-10-29 |
DE19717102A1 (de) | 1998-10-29 |
WO1998048355A3 (de) | 1999-01-28 |
JP2000513128A (ja) | 2000-10-03 |
Similar Documents
Publication | Publication Date | Title |
---|---|---|
DE60010907T2 (de) | Sram-steuerungvorrichtung für parallele prozessorarchitektur mit adressen- und befehlswarteschlange und arbiter | |
DE69737919T2 (de) | Verfahren zur Zuordnung von Systembetriebsmitteln in einer hierarchischen Busstruktur | |
DE3486267T2 (de) | Verfahren zum dynamischen Aufruf eines Dienstprogramms von einem Anwendungsprogramm aus. | |
DE3685876T2 (de) | Meister-sklave-mikroprozessorsystem mit einem virtuellen speicher. | |
DE69929936T2 (de) | Verfahren und Vorrichtung zum Abrufen von nicht-angrenzenden Befehlen in einem Datenverarbeitungssystem | |
DE3783370T2 (de) | Schaltung zur blockierungsverhinderung von hochprioritaetsanforderungen an eine systemsteuerung. | |
DE102008035120B4 (de) | Prozessorauswahl für einen Interrupt, die einen Prozessorcluster identifiziert | |
DE69828074T2 (de) | Direkt-speicherzugriff / transaktionen auf ein bus mit niedriger pinanzahl | |
DE3741850A1 (de) | Ausfuehrungseinheit fuer einen i/o-prozessor | |
DE69626962T2 (de) | Verfahren und anordnung zum betrieb eines mit einem hauptrechner verbundenen massenspeicher-computerperipheriegerätes | |
DE69423077T2 (de) | Steuerungsvorrichtungen für nichtflüchtige Speicheranordnungen | |
DE3587031T2 (de) | Zugriffpruefungseinrichtung fuer digitale datenverarbeitungsanordnung, welche einen speicher mit seitenabruf hat. | |
DE2718551C3 (de) | Adressenumsetzer | |
DE3856139T2 (de) | Mikroprozessor | |
DE3852196T2 (de) | Gruppenbezogenes Adressierungssystem. | |
DE3338329A1 (de) | Computersystem | |
DE69032511T2 (de) | Multiprozessor-Steuereinrichtung mit gemeinsamem Steuerungsspeicher | |
DE69034165T2 (de) | Mikroprozessor mit einer Vielzahl von Buskonfigurationen | |
DE69503010T2 (de) | Mikroprozessor zur Ausführung von Befehlen,von denen ein Teil des Operandfelds als Operationscode zu gebrauchen ist | |
DE69518145T2 (de) | Verzeichnis für ein-/ausgangsdecoder | |
DE69229424T2 (de) | Adressengeneration in einer Datenverarbeitungseinheit | |
DE3009530A1 (de) | Datenverarbeitungssystem | |
DE2835110A1 (de) | Schneller echtzeit-rechneremulator | |
DE2747304C3 (de) | Einrichtung zur Mikrobefehlssteuerung | |
EP0978042A2 (de) | Verfahren zur übertragung eines betriebssystems in datenverarbeitungsanlagen |
Legal Events
Date | Code | Title | Description |
---|---|---|---|
PUAI | Public reference made under article 153(3) epc to a published international application that has entered the european phase |
Free format text: ORIGINAL CODE: 0009012 |
|
17P | Request for examination filed |
Effective date: 19991019 |
|
AK | Designated contracting states |
Kind code of ref document: A2 Designated state(s): AT BE DE GB |
|
RAP1 | Party data changed (applicant data changed or rights of an application transferred) |
Owner name: FUJITSU SIEMENS COMPUTERS GMBH |
|
STAA | Information on the status of an ep patent application or granted ep patent |
Free format text: STATUS: THE APPLICATION HAS BEEN WITHDRAWN |
|
18W | Application withdrawn |
Withdrawal date: 20021127 |