EP0910002B1 - Method for providing a current of high accuracy - Google Patents
Method for providing a current of high accuracy Download PDFInfo
- Publication number
- EP0910002B1 EP0910002B1 EP97117804A EP97117804A EP0910002B1 EP 0910002 B1 EP0910002 B1 EP 0910002B1 EP 97117804 A EP97117804 A EP 97117804A EP 97117804 A EP97117804 A EP 97117804A EP 0910002 B1 EP0910002 B1 EP 0910002B1
- Authority
- EP
- European Patent Office
- Prior art keywords
- current
- transistor
- terminal
- voltage
- value
- Prior art date
- Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
- Expired - Lifetime
Links
Images
Classifications
-
- G—PHYSICS
- G05—CONTROLLING; REGULATING
- G05F—SYSTEMS FOR REGULATING ELECTRIC OR MAGNETIC VARIABLES
- G05F3/00—Non-retroactive systems for regulating electric variables by using an uncontrolled element, or an uncontrolled combination of elements, such element or such combination having self-regulating properties
- G05F3/02—Regulating voltage or current
- G05F3/08—Regulating voltage or current wherein the variable is dc
- G05F3/10—Regulating voltage or current wherein the variable is dc using uncontrolled devices with non-linear characteristics
- G05F3/16—Regulating voltage or current wherein the variable is dc using uncontrolled devices with non-linear characteristics being semiconductor devices
- G05F3/20—Regulating voltage or current wherein the variable is dc using uncontrolled devices with non-linear characteristics being semiconductor devices using diode- transistor combinations
- G05F3/24—Regulating voltage or current wherein the variable is dc using uncontrolled devices with non-linear characteristics being semiconductor devices using diode- transistor combinations wherein the transistors are of the field-effect type only
Definitions
- the present invention relates to current supply means. More specifically, it relates to means for providing a high precision current, to an external element intended to be connected to these means.
- the figure 1 represents a circuit comprising a first example of conventional current supply means 1 intended to be connected, by a connection line 5, to an element 3 outside this circuit.
- the means 1 are arranged to supply the element 3 with a current I1 at a desired predetermined value or nominal value, this value being designated by the reference I1o.
- the means 1 comprise an operational amplifier A1 and a field effect transistor T1.
- the means 1 further include integrated resistors such as field effect transistors operating in ohmic mode, the reference Rint designating the resistance equivalent to all of these integrated resistors.
- the various components of the means 1 are made by a CMOS type of manufacturing process widely used in the semiconductor industry. It goes without saying that these components also include a connection terminal to a voltage source (not shown) arranged to supply a supply voltage Vdd to these components.
- the transistor T1 produced by a bushing of the aforementioned type typically comprises a drain terminal D, a source terminal S and a gate terminal G.
- the terminal D of the transistor T1 is connected to the external element 3 via the line 5, and the terminal S of the transistor T1 is connected to one of the terminals of the resistor Rint.
- the operational amplifier A1 typically comprises an inverting terminal, a non-inverting terminal and an output terminal.
- the inverting terminal of the operational amplifier A1 is connected to voltage supply means (not shown) arranged to supply a reference voltage Vref, its non-inverting terminal is connected to the terminal S of the transistor T1, and the terminal of output of the operational amplifier A1 is connected to the terminal G of the transistor T1.
- the latter becomes stable when the voltage at the non-inverting terminal of the operational amplifier A1 (that is to say the voltage present at the source terminal S) is substantially equal to that present at the non-inverting terminal. inverter of the operational amplifier A1 (that is to say the reference voltage Vref).
- the output voltage of the operational amplifier A1 is substantially constant, so that this voltage supplied to the terminal G of the transistor T1, maintains the current I1 which passes through the transistor T1 equal to its nominal value.
- the circuit represented in figure 1 allows an adjustment of the value of the current I1 to its nominal value, this adjustment is commonly called by the term "trimming". Indeed, the practical realization of the various components of this circuit inevitably leads to variations of technological parameters, in particular the value of the internal resistance Rint which varies up to ⁇ 30% with respect to its desired value. Such variations cause the supply of the current I1 to a value different from its nominal value.
- the value of the current I1 supplied by the means 1 to which the integrated resistors which are initially short-circuited by connection lines is measured, as represented by FIG. figure 1 . Then, some of these connection lines are cut with a laser beam, which connects to the means 1 the integrated resistors initially short-circuited by these lines. This has the effect of increasing the value of the resistor Rint connected in series with the transistor T1, that is to say to modify the value of the current I1. Such an adjustment is made until the value of the current I1 is equal to its nominal value.
- a disadvantage of the power supply means represented in figure 1 is that it requires the realization of a plurality of adjustment elements, which goes against the usual concerns in the semiconductor industry, complexity, size and cost .
- the figure 2 represents a circuit comprising a second example of conventional current supply means 6. Note that this circuit is similar to that shown in figure 1 . Thus, the components represented in figure 2 and designated by the same references as those represented in figure 1 , are identical to those designated in figure 1 .
- the means 6 are connected to an external resistor Rext to these means.
- the resistor Rext is connected between the terminal S of the transistor T1 and the ground.
- the resistance Rext represented in figure 2 allows the adjustment of the current I1 to its nominal value.
- a disadvantage of the power supply means represented in figure 2 resides in the fact that it requires the realization of a resistor Rext having a low resistance value, in the case where the value of the current I1 to be supplied must be high. Indeed, considering that the supply voltage Vdd is known and constant, the voltage present between the terminal D of the transistor T1 and the mass is thus determined and substantially constant. As a result, a high value of the resistor Rext has the effect of reducing the voltage present between the terminal D of the transistor T1 and its terminal S, since the resistor Rext is connected in series with the external element 3 and the transistor T1 . It is therefore necessary to increase the dimensions of the active surface of the transistor T1 so that the current I1 passing through it is equal to said predetermined value.
- resistor Rext having a low resistance value (typically of the order of a few ohms) is expensive, especially in the case where it is desired that this resistance has an accuracy of the order of ⁇ 5%.
- a first precise current is provided by a first transistor 18, whose gate terminal 26 is connected to the output terminal of the operational amplifier 14.
- a second transistor 16 has its gate terminal connected. also to the output terminal of the amplifier and its drain terminal connected to an external reference resistor and the non-inverting terminal of the amplifier.
- An object of the present invention is to provide means for providing a high accuracy current without being influenced by a voltage variation of the supply voltage source of said means, these means thus overcoming the aforementioned drawbacks.
- Another object of the present invention is to provide such power supply means, without it being necessary to integrate with these means additional adjustment elements.
- Another object of the present invention is to provide such current supply means, without it being necessary to connect to these means an external adjustment resistor having a low resistance value, in the case where the value of the current to provide must be high.
- Another object of the present invention is to provide such current supply means capable of providing a current with improved accuracy, especially in the case of variations of the electrical parameters of the external element connected to these means.
- Another object of the present invention is to provide such means meeting the traditional criteria in the semiconductor industry, complexity, size and cost.
- An advantage of the arrangement of the current supply means according to the present invention is to be able to adjust the first current value by the resistance value of the external resistor, without the need to connect additional adjustment elements on the line of resistance. conduction of the first current. This makes it possible to determine the dimensions of the various components of these means by optimizing the dimensions of the first transistor.
- Another advantage of the arrangement of the current supply means according to the present invention is to be able to connect an external resistor having a usual resistance value, while guaranteeing a precision of this resistance of the order of ⁇ 1%, and a low cost of purchase.
- An advantage of the first and second transistors is to be connected to operate in saturation mode, this has the effect of maintaining the current flowing in the first transistor at its nominal value, especially in the case where the voltage present between the terminal of drain of this transistor and its source terminal, is modified.
- the figure 3 represents a circuit diagram of a circuit comprising a first embodiment of current supply means 30 according to the present invention.
- the means 30 are intended to be connected, by a connection line 5, to an element 3 outside these means.
- the means 30 are arranged to supply the element 3 with a first current I3 at a desired predetermined value or nominal value.
- the means 30 comprise an operational amplifier A2 and at least a first transistor T3 arranged so that the value of the current I3 which passes through it is substantially equal to its nominal value.
- the various components of the circuit represented in figure 3 are preferably carried out by a CMOS type of manufacturing process widely used in the semiconductor industry. It goes without saying that these components also include a connection terminal to a voltage source (not shown) arranged to supply a supply voltage Vdd to these components.
- the voltage source provides a regulated supply voltage, i.e. a voltage Vdd which is substantially constant.
- the transistor T3 produced by a bushing of the aforementioned type typically comprises a drain terminal D, a source terminal S and a gate terminal G. It is noted that the terminal G serves as a control terminal of the transistor T3, and is intended to receive a control signal V G.
- the terminal D of the transistor T3 is connected to the outer element 3 by the line 5, and the terminal S of the transistor T3 is connected to ground.
- the operational amplifier A2 typically comprises an inverting terminal, a non-inverting terminal and an output terminal connected to the terminal G of the transistor T3 to provide it with the control signal V G.
- the inverting terminal of the operational amplifier A2 is connected to voltage supply means (not shown) arranged to provide a reference voltage Vref.
- the figure 4 represents an example of a circuit diagram of the reference voltage supply means 40 intended to be connected to the circuit of the figure 3 .
- the means 40 comprise first and second resistors designated R1 and R2, respectively.
- One of the two terminals of the resistor R1 receives the supply voltage Vdd from the power supply also supplying the circuit of the figure 3 its other terminal is connected to one of the two terminals of resistor R2, and the other terminal of this resistor is grounded.
- the point of connection of the resistors R1 and R2 provides the reference voltage Vref which is proportional to the supply voltage Vdd.
- the resistance values of the resistors R1 and R2 should be chosen to provide a reference voltage value which is commonly in the vicinity of the middle of the dynamic operating range of the operational amplifier A2. In the case of a typical example, for a voltage Vdd equal to 2 V, the reference voltage Vref is of the order of 1V.
- the operational amplifier A2 is chosen as a function of the value of the voltage V G to be supplied to the transistor T3, and of the impedance present on the terminal G.
- the means 30 further comprise a second transistor T4 arranged so that a second current I4 passes through it.
- the transistor T4 is produced by a CMOS type die, and typically comprises a drain terminal D, a source terminal S and a gate terminal G. It is noted that the terminal G serves as a control terminal of the transistor T4.
- the terminal G of the transistor T4 is connected to that of the transistor T3, so that the control signal V G makes it possible to control both the transistor T3 and the transistor T4.
- Terminal D of transistor T4 is connected to the non-inverting terminal of operational amplifier A2, and terminal S of transistor T4 is connected to ground.
- the transistor T3 and the transistor T4 are advantageously connected to operate in saturation mode.
- the transistor T3 is arranged so that the value of the current I3 which passes through the transistor T3 operating in saturation mode, is substantially equal to said nominal value of the current I3.
- the current flowing in the transistor T3 i.e., the current I3 remains unchanged, thereby enhancing the current accuracy, in response to such a change in the voltage present between the terminals D and S of this transistor.
- the transistor T4 advantageously has a function of monitoring the control voltage V G of the transistor T3, and that it is arranged in a feedback loop for keeping the control voltage V substantially constant. G , which keeps the current I3 flowing in the transistor T3 to a substantially constant value.
- the transistor T4 is made to have a structure having a symmetry identical to that of the transistor T3. This has the effect that the transistors T3 and T4 have common operating characteristics, such as the threshold voltage. This is usually called "matching" between the two transistors T3 and T4.
- an external resistor Re1 is connected to the means 30 so that the value of the current I3 is equal to its nominal value, as will be described hereinafter.
- the external resistor Re1 is connected between the terminal D of the transistor T4 and a terminal connected to receive the supply voltage Vdd of said voltage source.
- the external resistor Re1 advantageously adjusts the value of the current I3. Indeed, considering the preferred case where the transistors T3 and T4 are "matched", the resistor Re1 is used to set the output voltage of the operational amplifier A2, that is to say the control voltage V G of transistors T4 and T3. As a result, the voltage present between the terminal D of the transistor T3 and its terminal S is thus set by the value of the external resistor Re1. In other words, the current value I3 passing through the transistor T3 is adjusted by the resistance value of the resistor Re1, to be substantially equal to its nominal value.
- the accuracy of the current I3 is directly related to that of the resistor Re1.
- the latter may advantageously have a usual resistance value, contrary to the prior art, as has already been described in connection with the figure 2 .
- the resistance value of the resistor Re1 must be of the order of 1 k ⁇ , such a resistor is commonly found in the trade, with a precision of the order of ⁇ 1%. It is thus possible to provide the current I3 with an accuracy of the order of ⁇ 3%.
- the figure 5 represents a circuit diagram of a circuit comprising a second embodiment of the current supply means 50 according to the present invention, in the case where the supply voltage Vdd is provided by a power source such as an accumulator.
- the supply voltage Vdd depends on the charge present in the accumulator, that is to say that this voltage is not constant over time.
- circuit represented in figure 5 is close to the one represented in figure 3 .
- components represented in figure 5 and designated by the same references as those represented in figure 3 are similar to those designated in figure 3 .
- the non-inverting terminal of the operational amplifier A2 of the circuit represented in FIG. figure 5 must be independent of the voltage Vdd.
- the terminal D of the transistor T4 of the means 50 is connected to one of the terminals of an external resistor Re2, via a current mirror 51 known per se, the other terminal of the resistor Re2 being connected to ground.
- the current flowing in the resistor Re2 is I4 / m, the reference m designating the ratio of the current mirror. Typically the ratio is of the order of 2.
- the resistance value of the external resistor Re2 is of the order of 10 k ⁇ , this value having been obtained by calculations. It will be appreciated by those skilled in the art that resistors having such a value can commonly be found commercially, and guaranteeing a precision of the order of ⁇ 1%, as well as a low cost, unlike external resistance. Rext described in relation to the figure 2 .
- the resistance value of the resistor Re2 depends in particular on the ratio m.
- the current supply means may comprise a plurality of identical first transistors, each transistor being provided with a control terminal, and the control terminals of these transistors being all connected to the terminal of output of the operational amplifier.
- the means 30 may comprise a transistor T4 and n transistors T3 identical to the transistor T4.
- the dimensions of the active surface of the transistors T3 are identical to those of the transistor T4, and the current I3 supplied by the means 30 (respectively the means 50) is therefore equal to n times the current I4, which makes it possible to realize the supply of a high current I3.
- the outer element 3 is capable of supplying a determined voltage between the terminals D and S of the transistor T3.
- the dimensions of the active surface of the transistor T3 are then determined, so that the value of the current I3, when the transistor T3 operates in saturation mode, is equal to 1 mA. Therefore the value of the control signal V G (i.e., the gate voltage of the transistors T3 and T4) is determined by the drain-voltage drain-source current characteristic as a function of the gate voltage.
- the value of the resistor Re1 is chosen so that the voltage present between its terminals is equal to the voltage present between the terminals D and S of the transistor T3, when the resistor Re1 is crossed by a value of the current I4 equal to 1 mA.
- the operation of the circuit represented in figure 3 is then stable, when the voltage across the resistor Re1 is equal to the reference voltage Vref, that is to say when the value of the current I3 is equal to 50 times that of the current I4.
- the operation of this circuit is stable when the current I4 passing through the transistor T4 is 1 mA, and the current I3 supplied by the means 30 is equal to 50 mA, with an accuracy of the order of ⁇ 3%, for a resistance Re1 worth 1 k ⁇ to ⁇ 1%.
- the figure 6 represents a curve 60 illustrating the temporal evolution of the current supplied by the means according to the present invention, following a powering of these means.
- the reference t0 designates the moment when the circuit represented in figure 3 is turned on, and the reference t1 designates the instant from which the operation of this circuit is stable. So, in assuming that the supply voltage Vdd is equal to 2 V, the Applicant of the present invention has measured that the stabilization time is then of the order of 2 ⁇ s.
Landscapes
- Engineering & Computer Science (AREA)
- Microelectronics & Electronic Packaging (AREA)
- Physics & Mathematics (AREA)
- Radar, Positioning & Navigation (AREA)
- Electromagnetism (AREA)
- General Physics & Mathematics (AREA)
- Nonlinear Science (AREA)
- Automation & Control Theory (AREA)
- Control Of Electrical Variables (AREA)
- Continuous-Control Power Sources That Use Transistors (AREA)
- Apparatuses And Processes For Manufacturing Resistors (AREA)
- Electrical Discharge Machining, Electrochemical Machining, And Combined Machining (AREA)
- Semiconductor Integrated Circuits (AREA)
- Amplifiers (AREA)
Abstract
Description
La présente invention concerne des moyens de fourniture de courant. Elle concerne plus précisément des moyens pour fournir un courant de grande précision, à un élément extérieur destiné à être connecté à ces moyens.The present invention relates to current supply means. More specifically, it relates to means for providing a high precision current, to an external element intended to be connected to these means.
Il existe classiquement divers types de moyens de fourniture de courant. On notera d'ailleurs que la présente description ne concerne pas ce que l'on appelle communément les sources de courant.There are typically various types of power supply means. It will be noted moreover that the present description does not relate to what is commonly called the current sources.
La
Le transistor T1 réalisé par une filière du type susmentionné, comprend typiquement une borne de drain D, une borne de source S et une borne de grille G. La borne D du transistor T1 est connectée à l'élément extérieur 3 par la ligne 5, et la borne S du transistor T1 est connectée à l'une des bornes de la résistance Rint. En outre, l'amplificateur opérationnel A1 comprend typiquement une borne inverseuse, une borne non-inverseuse et une borne de sortie. La borne inverseuse de l'amplificateur opérationnel A1 est connectée à des moyens de fourniture de tension (non représentés) agencés pour fournir une tension de référence Vref, sa borne non-inverseuse est connectée à la borne S du transistor T1, et la borne de sortie de l'amplificateur opérationnel A1 est connectée à la borne G du transistor T1.The transistor T1 produced by a bushing of the aforementioned type typically comprises a drain terminal D, a source terminal S and a gate terminal G. The terminal D of the transistor T1 is connected to the
Pour l'essentiel, suite à la mise sous tension du circuit représenté en
Le circuit représenté en
Un inconvénient des moyens de fourniture de courant représenté en
Un autre inconvénient des moyens de fourniture de courant représenté en
Pour pallier cet inconvénient, la
Toutefois, les moyens 6 sont connectés à une résistance externe Rext à ces moyens. La résistance Rext est connectée entre la borne S du transistor T1 et la masse.However, the
A l'instar de la résistance Rint décrite en relation avec la
On détermine ainsi la valeur de la résistance externe Rext destinée à être connectée aux moyens 6, cette connexion devant avoir pour effet d'ajuster la valeur du courant I1 à sa valeur nominale.The value of the external resistor Rext intended to be connected to the
Un inconvénient des moyens de fourniture de courant représentés en
L'homme de l'art note que la mise en oeuvre d'une résistance Rext ayant une faible valeur de résistance (typiquement de l'ordre de quelques ohms) est coûteux, notamment dans le cas où l'on souhaite que cette résistance ait une précision de l'ordre de ±5 %.Those skilled in the art note that the implementation of a resistor Rext having a low resistance value (typically of the order of a few ohms) is expensive, especially in the case where it is desired that this resistance has an accuracy of the order of ± 5%.
On notera alors qu'une telle solution ne répond pas aux critères traditionnels dans l'industrie des semi-conducteurs, de complexité, d'encombrement et de coût.It will be noted that such a solution does not meet the traditional criteria in the semiconductor industry, complexity, size and cost.
Le brevet
En plus des inconvénients du circuit présenté en
On peut citer également le brevet
Un objet de la présente invention est de prévoir des moyens pour fournir un courant de grande précision sans être influencés par une variation de tension de la source de tension d'alimentation desdits moyens, ces moyens palliant ainsi les inconvénients susmentionnés.An object of the present invention is to provide means for providing a high accuracy current without being influenced by a voltage variation of the supply voltage source of said means, these means thus overcoming the aforementioned drawbacks.
Un autre objet de la présente invention est de prévoir de tels moyens de fourniture de courant, sans qu'il soit nécessaire d'intégrer avec ces moyens des éléments d'ajustement supplémentaires.Another object of the present invention is to provide such power supply means, without it being necessary to integrate with these means additional adjustment elements.
Un autre objet de la présente invention est de prévoir de tels moyens de fourniture de courant, sans qu'il soit nécessaire de connecter à ces moyens une résistance externe d'ajustement ayant une faible valeur de résistance, dans le cas où la valeur du courant à fournir doit être élevée.Another object of the present invention is to provide such current supply means, without it being necessary to connect to these means an external adjustment resistor having a low resistance value, in the case where the value of the current to provide must be high.
Un autre objet de la présente invention est de prévoir de tels moyens de fourniture de courant susceptible de fournir un courant ayant une précision améliorée, notamment dans le cas de variations des paramètres électriques de l'élément extérieur connecté à ces moyens.Another object of the present invention is to provide such current supply means capable of providing a current with improved accuracy, especially in the case of variations of the electrical parameters of the external element connected to these means.
Un autre objet de la présente invention est de prévoir de tels moyens répondant aux critères traditionnels dans l'industrie des semi-conducteurs, complexité, d'encombrement et de coût.Another object of the present invention is to provide such means meeting the traditional criteria in the semiconductor industry, complexity, size and cost.
Ces objets, ainsi que d'autres, sont atteints par les moyens de fourniture de courant selon la revendication 1.These and other objects are achieved by the current supply means according to
Un avantage de l'agencement des moyens de fourniture de courant selon la présente invention est de pouvoir ajuster la valeur de premier courant par la valeur de résistance de la résistance externe, sans avoir besoin de connecter des éléments d'ajustement supplémentaires sur la ligne de conduction du premier courant. Ceci permet de pouvoir déterminer les dimensions des différents composants de ces moyens en optimisant les dimensions du premier transistor.An advantage of the arrangement of the current supply means according to the present invention is to be able to adjust the first current value by the resistance value of the external resistor, without the need to connect additional adjustment elements on the line of resistance. conduction of the first current. This makes it possible to determine the dimensions of the various components of these means by optimizing the dimensions of the first transistor.
Un autre avantage de l'agencement des moyens de fourniture de courant selon la présente invention est de pouvoir connecter une résistance externe ayant une valeur de résistance usuelle, tout en garantissant une précision de cette résistance de l'ordre de ±1 %, et un faible coût d'achat.Another advantage of the arrangement of the current supply means according to the present invention is to be able to connect an external resistor having a usual resistance value, while guaranteeing a precision of this resistance of the order of ± 1%, and a low cost of purchase.
Un avantage des premier et second transistors est d'être connectés pour fonctionner en régime de saturation, ce ci a pour effet de maintenir le courant circulant dans le premier transistor à sa valeur nominale, notamment dans le cas où la tension présente entre la borne de drain de ce transistor et sa borne de source, est modifiée.An advantage of the first and second transistors is to be connected to operate in saturation mode, this has the effect of maintaining the current flowing in the first transistor at its nominal value, especially in the case where the voltage present between the terminal of drain of this transistor and its source terminal, is modified.
Ces objets, caractéristiques et avantages, ainsi que d'autres, de la présente invention apparaîtront plus clairement à la lecture de la description détaillée de deux modes de réalisation préférés de la présente invention, donnés à titre d'exemple uniquement, en relation avec les figures jointes, parmi lesquelles :
- la
figure 1 déjà citée représente un schéma électrique d'un premier circuit comprenant des moyens de fourniture de courant selon l'art antérieur; - la
figure 2 déjà citée représente un schéma électrique d'un second circuit comprenant des moyens de fourniture de courant selon l'art antérieur; - la
figure 3 représente un schéma électrique d'un circuit comprenant un premier mode de réalisation de moyens de fourniture de courant selon la présente invention; - la
figure 4 représente un schéma électrique de moyens de fourniture de tension de référence du circuit de lafigure 3 ; - la
figure 5 représente un schéma électrique d'un circuit comprenant un second mode de réalisation de moyens de fourniture de courant selon la présente invention; et - la
figure 6 représente une courbe illustrant l'évolution temporelle du courant fourni par les moyens de fourniture de courant du circuit de lafigure 5 , suite à une mise sous tension de ces moyens.
- the
figure 1 already cited represents a circuit diagram of a first circuit comprising current supply means according to the prior art; - the
figure 2 already cited represents a circuit diagram of a second circuit comprising current supply means according to the prior art; - the
figure 3 represents a circuit diagram of a circuit comprising a first embodiment of current supply means according to the present invention; - the
figure 4 represents a circuit diagram of reference voltage supply means of the circuit of thefigure 3 ; - the
figure 5 shows a circuit diagram of a circuit comprising a second embodiment of current supply means according to the present invention; and - the
figure 6 represents a curve illustrating the temporal evolution of the current supplied by the current supply means of the circuit of thefigure 5 after energizing these means.
La
Les moyens 30 sont destinés à être connectés, par une ligne de connexion 5, à un élément 3 extérieur à ces moyens. Les moyens 30 sont agencés pour fournir à l'élément 3 un premier courant I3 à une valeur prédéterminée désirée ou valeur nominale.The means 30 are intended to be connected, by a
A cet effet, les moyens 30 comprennent un amplificateur opérationnel A2 et au moins un premier transistor T3 agencé de sorte que la valeur du courant I3 qui le traverse est sensiblement égale à sa valeur nominale.For this purpose, the
On notera que les divers composants du circuit représenté en
Le transistor T3 réalisé par une filière du type susmentionné, comprend typiquement une borne de drain D, une borne de source S et une borne de grille G. On note que la borne G sert de borne de commande du transistor T3, et est destinée à recevoir un signal de commande VG. La borne D du transistor T3 est connectée à l'élément extérieur 3 par la ligne 5, et la borne S du transistor T3 est connectée à la masse.The transistor T3 produced by a bushing of the aforementioned type typically comprises a drain terminal D, a source terminal S and a gate terminal G. It is noted that the terminal G serves as a control terminal of the transistor T3, and is intended to receive a control signal V G. The terminal D of the transistor T3 is connected to the
L'amplificateur opérationnel A2 comprend typiquement une borne inverseuse, une borne non-inverseuse et une borne de sortie connectée à la borne G du transistor T3 pour lui fournir le signal de commande VG. La borne inverseuse de l'amplificateur opérationnel A2 est connectée à des moyens de fourniture de tension (non représentés) agencés pour fournir une tension de référence Vref.The operational amplifier A2 typically comprises an inverting terminal, a non-inverting terminal and an output terminal connected to the terminal G of the transistor T3 to provide it with the control signal V G. The inverting terminal of the operational amplifier A2 is connected to voltage supply means (not shown) arranged to provide a reference voltage Vref.
La
Il va de soi que les diverses valeurs numériques fournies au cours de la présente description, ne sont fournies qu'à titre illustratif uniquement.It goes without saying that the various numerical values provided during the present description are provided for illustrative purposes only.
L'homme de l'art notera que l'amplificateur opérationnel A2 est choisi en fonction de la valeur de la tension VG à fournir au transistor T3, et de l'impédance présente sur la borne G.Those skilled in the art will note that the operational amplifier A2 is chosen as a function of the value of the voltage V G to be supplied to the transistor T3, and of the impedance present on the terminal G.
Comme le représente la
Le transistor T4 est réalisé par une filière de type CMOS, et comprend typiquement une borne de drain D, une borne de source S et une borne de grille G. On note que la borne G sert de borne de commande du transistor T4.The transistor T4 is produced by a CMOS type die, and typically comprises a drain terminal D, a source terminal S and a gate terminal G. It is noted that the terminal G serves as a control terminal of the transistor T4.
La borne G du transistor T4 est connectée à celle du transistor T3, de sorte que le signal de commande VG permet de commander à la fois le transistor T3 et le transistor T4.The terminal G of the transistor T4 is connected to that of the transistor T3, so that the control signal V G makes it possible to control both the transistor T3 and the transistor T4.
La borne D du transistor T4 est connectée à la borne non-inverseuse de l'amplificateur opérationnel A2, et la borne S du transistor T4 est connectée à la masse.Terminal D of transistor T4 is connected to the non-inverting terminal of operational amplifier A2, and terminal S of transistor T4 is connected to ground.
En outre, le transistor T3 et le transistor T4 sont avantageusement connectés pour fonctionner en régime de saturation. Et le transistor T3 est agencé de sorte que la valeur du courant I3 qui traverse le transistor T3 fonctionnant en régime de saturation, est sensiblement égale à ladite valeur nominale du courant I3.In addition, the transistor T3 and the transistor T4 are advantageously connected to operate in saturation mode. And the transistor T3 is arranged so that the value of the current I3 which passes through the transistor T3 operating in saturation mode, is substantially equal to said nominal value of the current I3.
En effet, supposons que la tension présente entre la borne D du transistor T3 et sa borne S, soit légèrement modifiée pour une raison quelconque, par exemple suite à une variation de la tension d'alimentation qui est fournie à l'élément extérieur 3. Il en résulte que le courant circulant dans le transistor T3 (c'est-à-dire le courant I3) demeure inchangé, ce qui renforce ainsi la précision de courant, en réponse à une telle modification de la tension présente entre les bornes D et S de ce transistor.Indeed, suppose that the voltage present between the terminal D of the transistor T3 and its terminal S is slightly modified for any reason, for example following a variation of the supply voltage which is supplied to the
L'homme de l'art note que le transistor T4 a avantageusement une fonction de surveillance de la tension de commande VG du transistor T3, et qu'il est agencé dans une boucle de rétroaction permettant de maintenir sensiblement constante la tension de commande VG, ce qui permet de maintenir le courant I3 circulant dans le transistor T3 à une valeur sensiblement constante.Those skilled in the art note that the transistor T4 advantageously has a function of monitoring the control voltage V G of the transistor T3, and that it is arranged in a feedback loop for keeping the control voltage V substantially constant. G , which keeps the current I3 flowing in the transistor T3 to a substantially constant value.
De préférence, le transistor T4 est réalisés pour avoir une structure ayant une symétrie identique à celle du transistor T3. Ceci a pour effet que les transistors T3 et T4 ont des caractéristiques de fonctionnement communes, telles que la tension de seuil. On parle alors usuellement de "matching" entre les deux transistors T3 et T4.Preferably, the transistor T4 is made to have a structure having a symmetry identical to that of the transistor T3. This has the effect that the transistors T3 and T4 have common operating characteristics, such as the threshold voltage. This is usually called "matching" between the two transistors T3 and T4.
Lors de la réalisation pratique des différents composants des moyens 30, on est amené à dimensionner ces composants en fonction de la valeur nominale du courant I3 à fournir.In the practical embodiment of the various components of the
A cet effet, on connecte une résistance externe Re1 aux moyens 30 de sorte que la valeur du courant I3 est égale à sa valeur nominale, comme cela va être décrit ci-après. Comme le représente la
L'homme de l'art note que la résistance externe Re1 permet d'ajuster avantageusement la valeur du courant I3. En effet, en considérant le cas préféré où les transistors T3 et T4 sont "matchés", la résistance Re1 permet de fixer la tension de sortie de l'amplificateur opérationnel A2, c'est-à-dire la tension de commande VG des transistors T4 et T3. Il en résulte que la tension présente entre la borne D du transistor T3 et sa borne S, est ainsi fixée par la valeur de la résistance externe Re1. Autrement dit, la valeur de courant I3 traversant le transistor T3 est ajustée par la valeur de résistance de la résistance Re1, pour être sensiblement égale à sa valeur nominale.Those skilled in the art note that the external resistor Re1 advantageously adjusts the value of the current I3. Indeed, considering the preferred case where the transistors T3 and T4 are "matched", the resistor Re1 is used to set the output voltage of the operational amplifier A2, that is to say the control voltage V G of transistors T4 and T3. As a result, the voltage present between the terminal D of the transistor T3 and its terminal S is thus set by the value of the external resistor Re1. In other words, the current value I3 passing through the transistor T3 is adjusted by the resistance value of the resistor Re1, to be substantially equal to its nominal value.
Il en ressort que la précision du courant I3 est directement liée à celle de la résistance Re1. Or cette dernière peut avoir avantageusement une valeur de résistance usuelle, contrairement à l'art antérieur, comme cela a déjà été décrit en relation avec la
L'homme de l'art note également que le fait d'avoir agencé la résistance d'ajustement externe en-dehors de la ligne de circulation (c'est-à-dire la ligne 5) du courant I3 permet au transistor T3 de disposer de la totalité de la tension présente entre sa borne D et la masse, puisque la borne S du transistor T1 est directement connectée à la masse, contrairement au circuit représenté en
Il en ressort que l'on peut avantageusement diminuer les dimensions de la surface active de ce transistor puisque l'on dispose d'une tension plus grande entre les bornes D et S de ce transistor. On rappelle que les dimensions de la surface active sont typiquement la longueur et la largeur du canal de conduction, dans le cas d'un transistor MOS classique.It follows that we can advantageously reduce the size of the active surface of this transistor since we have a greater voltage between the terminals D and S of this transistor. It is recalled that Active surface dimensions are typically the length and width of the conduction channel, in the case of a conventional MOS transistor.
A titre de variante, la
On note que le circuit représenté en
Toutefois, l'homme de l'art note que la borne non-inverseuse de l'amplificateur opérationnel A2 du circuit représenté en
En reprenant le cas de l'exemple précédemment cité, pour obtenir une valeur du courant I3 égale à 50 mA, la valeur de résistance de la résistance externe Re2 est de l'ordre de 10 kΩ, cette valeur ayant été obtenue par calculs. L'homme de l'art note que l'on peut trouver communément dans le commerce des résistances ayant une telle valeur, et garantissant une précision de l'ordre de ±1 %, ainsi qu'un faible coût, contrairement à la résistance externe Rext décrite en relation avec la
Il va de soi que les différentes valeurs numériques citées ci-dessus ne sont données qu'à titre illustratif uniquement. En particulier, la valeur de résistance de la résistance Re2 dépend notamment du rapport m.It goes without saying that the different numerical values mentioned above are given for illustrative purposes only. In particular, the resistance value of the resistor Re2 depends in particular on the ratio m.
A titre de perfectionnement, les moyens de fourniture de courant selon la présente invention peuvent comprendre une pluralité de premiers transistors identiques, chaque transistor étant pourvu d'une borne de commande, et les bornes de commande de ces transistors étant toutes connectées à la borne de sortie de l'amplificateur opérationnel.By way of improvement, the current supply means according to the present invention may comprise a plurality of identical first transistors, each transistor being provided with a control terminal, and the control terminals of these transistors being all connected to the terminal of output of the operational amplifier.
Un tel agencement des moyens de fourniture de courant selon la présente invention est particulièrement avantageux, puisqu'ils peuvent fournir avec une grande précision un courant élevé à un élément extérieur. En effet, tous les transistors de ces moyens peuvent être identiquement réalisés au cours des mêmes étapes d'une filière de fabrication de type CMOS connue en soi. Ainsi, en se référant à la
On va décrire la mise en oeuvre des moyens de fourniture de courant selon la présente invention, dans le cas où l'on souhaite fournir à un élément externe 3 un courant I3 ayant une valeur nominale prédéterminée. Cette mise en oeuvre sera illustrée à partir des moyens 30 de la
Considérons que la valeur nominale du courant I3 soit 50 mA, et que l'on souhaite réaliser 50 transistors T3 susceptibles de pouvoir fournir chacun une valeur de 1 mA. Par ailleurs, on sait que l'élément extérieur 3 est susceptible de fournir une tension déterminée entre les bornes D et S du transistor T3.Consider that the nominal value of the current I3 is 50 mA, and that it is desired to make 50 transistors T3 likely to be able to each provide a value of 1 mA. Moreover, it is known that the
On détermine alors les dimensions de la surface active du transistor T3, de sorte que la valeur du courant I3, quand le transistor T3 fonctionne en régime de saturation, est égale à 1 mA. Par conséquent la valeur du signal de commande VG (c'est-à-dire de la tension de grille des transistors T3 et T4) est déterminée par la caractéristique courant de drain-tension drain-source en fonction de la tension de grille.The dimensions of the active surface of the transistor T3 are then determined, so that the value of the current I3, when the transistor T3 operates in saturation mode, is equal to 1 mA. Therefore the value of the control signal V G (i.e., the gate voltage of the transistors T3 and T4) is determined by the drain-voltage drain-source current characteristic as a function of the gate voltage.
Ainsi les différentes tensions présentes aux bornes S, D et G des transistors T3 et T4 sont déterminées, en considérant que les 50 transistors T3 et le transistor T4 sont identiques.Thus the different voltages present at the terminals S, D and G of the transistors T3 and T4 are determined, considering that the 50 transistors T3 and the transistor T4 are identical.
La valeur de la résistance Re1 est choisie pour que la tension présente entre ses bornes soit égale à la tension présente entre les bornes D et S du transistor T3, quand la résistance Re1 est traversée par une valeur du courant I4 égale à 1 mA.The value of the resistor Re1 is chosen so that the voltage present between its terminals is equal to the voltage present between the terminals D and S of the transistor T3, when the resistor Re1 is crossed by a value of the current I4 equal to 1 mA.
Le fonctionnement du circuit représenté en
A titre d'exemple, la
La référence t0 désigne l'instant où le circuit représenté en
Il va de soi pour l'homme de l'art que la description détaillée ci-dessus peut subir diverses modifications sans sortir du cadre de la présente invention.It is obvious to those skilled in the art that the detailed description above may undergo various modifications without departing from the scope of the present invention.
Claims (4)
- Means (50) for supplying a first current (13) to an external element (3) intended to be connected to said means, said current having to be supplied with high precision at a desired predetermined value or nominal value, said current supply means being power supplied by a power supply, such as an accumulator, whose the voltage value can vary during the time, and including :- at least one first transistor (T3) provided with a control terminal (G) intended to receive a control signal (VG), said transistor being arranged so that said first current flows through it, a drain terminal (D) of said first transistor (T3) being connected to the external element (3) by a line (5), and a source terminal (S) of said first transistor (T3) being connected to earth,- an operational amplifier (A2) having a first non-inverting input terminal, to which a reference voltage (Vref) is supplied by reference voltage supply means, a second inverting input terminal, to which an external resistor (Re2) is connected for trimming the first current to the nominal value, and an output terminal from which is supplied the control signal of the first transistor, and- a second transistor (T4) provided with a control terminal (G) receiving the control signal (VG), and connected in a feedback control loop of the operational amplifier so that a second current (I4/m) proportional with the first current flows through the external resistor,said means being characterized in that the feedback control loop further includes a current mirror circuit (51) connected across a drain terminal (D) of the second transistor and the inverting terminal of the amplifier, the voltage on the terminals of said external resistor, through which flows the second current, remaining steady independently of a voltage change in the power supply.
- Current supply means (50) according to claim 1, characterized in that said first and second transistors are field effect transistors connected so as to operate in saturation state.
- Current supply means (50) according to any one of the preceding claims, characterized in that they further include a plurality of identical first transistors, each transistor being provided with a control terminal, and in that the control terminals of said transistors are all connected to the output terminal of said operational amplifier.
- Current supply means (50) according to any one of the preceding claims, characterized in that the second transistor is made so that its active surface is substantially symmetrical to that of said first transistor.
Priority Applications (6)
Application Number | Priority Date | Filing Date | Title |
---|---|---|---|
EP97117804A EP0910002B1 (en) | 1997-10-15 | 1997-10-15 | Method for providing a current of high accuracy |
DE69739232T DE69739232D1 (en) | 1997-10-15 | 1997-10-15 | Process for producing a very precise current |
AT97117804T ATE421723T1 (en) | 1997-10-15 | 1997-10-15 | METHOD FOR PRODUCING A VERY PRECISE CURRENT |
TW087116619A TW437137B (en) | 1997-10-15 | 1998-10-07 | Means for supplying a high precision current |
JP10290688A JPH11249751A (en) | 1997-10-15 | 1998-10-13 | High-accuracy current supplying means |
US09/173,162 US6137273A (en) | 1997-10-15 | 1998-10-15 | Circuit for supplying a high precision current to an external element |
Applications Claiming Priority (1)
Application Number | Priority Date | Filing Date | Title |
---|---|---|---|
EP97117804A EP0910002B1 (en) | 1997-10-15 | 1997-10-15 | Method for providing a current of high accuracy |
Publications (2)
Publication Number | Publication Date |
---|---|
EP0910002A1 EP0910002A1 (en) | 1999-04-21 |
EP0910002B1 true EP0910002B1 (en) | 2009-01-21 |
Family
ID=8227481
Family Applications (1)
Application Number | Title | Priority Date | Filing Date |
---|---|---|---|
EP97117804A Expired - Lifetime EP0910002B1 (en) | 1997-10-15 | 1997-10-15 | Method for providing a current of high accuracy |
Country Status (6)
Country | Link |
---|---|
US (1) | US6137273A (en) |
EP (1) | EP0910002B1 (en) |
JP (1) | JPH11249751A (en) |
AT (1) | ATE421723T1 (en) |
DE (1) | DE69739232D1 (en) |
TW (1) | TW437137B (en) |
Families Citing this family (11)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
US6462620B1 (en) | 2000-09-12 | 2002-10-08 | Silicon Laboratories, Inc. | RF power amplifier circuitry and method for amplifying signals |
US6448847B1 (en) | 2000-09-12 | 2002-09-10 | Silicon Laboratories, Inc. | Apparatus and method for providing differential-to-single ended conversion and impedance transformation |
US6917245B2 (en) | 2000-09-12 | 2005-07-12 | Silicon Laboratories, Inc. | Absolute power detector |
US6392488B1 (en) | 2000-09-12 | 2002-05-21 | Silicon Laboratories, Inc. | Dual oxide gate device and method for providing the same |
US6549071B1 (en) * | 2000-09-12 | 2003-04-15 | Silicon Laboratories, Inc. | Power amplifier circuitry and method using an inductance coupled to power amplifier switching devices |
US6362606B1 (en) * | 2000-09-12 | 2002-03-26 | Silicon Laboratories, Inc | Method and apparatus for regulating a voltage |
US6828859B2 (en) * | 2001-08-17 | 2004-12-07 | Silicon Laboratories, Inc. | Method and apparatus for protecting devices in an RF power amplifier |
US6894565B1 (en) | 2002-12-03 | 2005-05-17 | Silicon Laboratories, Inc. | Fast settling power amplifier regulator |
US6897730B2 (en) * | 2003-03-04 | 2005-05-24 | Silicon Laboratories Inc. | Method and apparatus for controlling the output power of a power amplifier |
GB2407721B (en) * | 2003-10-28 | 2008-01-02 | Micron Technology Europ Ltd | MOS linear region impedance curvature correction. |
JP4712398B2 (en) * | 2005-01-17 | 2011-06-29 | ローム株式会社 | Semiconductor device |
Family Cites Families (11)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
NL7307378A (en) * | 1973-05-28 | 1974-12-02 | ||
JPS52114250A (en) * | 1976-03-22 | 1977-09-24 | Nec Corp | Transistor circuit |
JPS55611A (en) * | 1978-06-09 | 1980-01-07 | Toshiba Corp | Constant current circuit |
JPS5672350A (en) * | 1979-11-19 | 1981-06-16 | Advantest Corp | Variable current source |
US4399399A (en) * | 1981-12-21 | 1983-08-16 | Motorola, Inc. | Precision current source |
US4700144A (en) * | 1985-10-04 | 1987-10-13 | Gte Communication Systems Corporation | Differential amplifier feedback current mirror |
US4706013A (en) * | 1986-11-20 | 1987-11-10 | Industrial Technology Research Institute | Matching current source |
US4808907A (en) * | 1988-05-17 | 1989-02-28 | Motorola, Inc. | Current regulator and method |
US5107199A (en) * | 1990-12-24 | 1992-04-21 | Xerox Corporation | Temperature compensated resistive circuit |
US5124632A (en) * | 1991-07-01 | 1992-06-23 | Motorola, Inc. | Low-voltage precision current generator |
US5291123A (en) * | 1992-09-09 | 1994-03-01 | Hewlett-Packard Company | Precision reference current generator |
-
1997
- 1997-10-15 AT AT97117804T patent/ATE421723T1/en not_active IP Right Cessation
- 1997-10-15 DE DE69739232T patent/DE69739232D1/en not_active Expired - Lifetime
- 1997-10-15 EP EP97117804A patent/EP0910002B1/en not_active Expired - Lifetime
-
1998
- 1998-10-07 TW TW087116619A patent/TW437137B/en not_active IP Right Cessation
- 1998-10-13 JP JP10290688A patent/JPH11249751A/en active Pending
- 1998-10-15 US US09/173,162 patent/US6137273A/en not_active Expired - Fee Related
Also Published As
Publication number | Publication date |
---|---|
EP0910002A1 (en) | 1999-04-21 |
ATE421723T1 (en) | 2009-02-15 |
US6137273A (en) | 2000-10-24 |
DE69739232D1 (en) | 2009-03-12 |
TW437137B (en) | 2001-05-28 |
JPH11249751A (en) | 1999-09-17 |
Similar Documents
Publication | Publication Date | Title |
---|---|---|
EP0910002B1 (en) | Method for providing a current of high accuracy | |
FR2623307A1 (en) | TWO-TERMINAL CURRENT SOURCE WITH TEMPERATURE COMPENSATION | |
EP0680140B1 (en) | Differential amplifier with common mode control | |
FR3102581A1 (en) | Voltage Regulator | |
EP0424264B1 (en) | Current source with low temperature coefficient | |
EP0583203B1 (en) | Circuit that pulls the input of an integrated circuit into a defined state | |
FR2529726A1 (en) | THRESHOLD AMPLIFIER FOR INTEGRATED CIRCUIT MANUFACTURING | |
EP0675422B1 (en) | Regulator circuit generating a reference voltage independent of temperature or supply voltage | |
FR2547126A1 (en) | CURRENT VOLTAGE CONVERTING CIRCUIT | |
FR2546687A1 (en) | CIRCUIT MIRROR OF CURRENT | |
EP0810728A1 (en) | Analog audio filter for high frequencies | |
EP0649079B1 (en) | Regulated voltage generating circuit of bandgap type | |
FR2890239A1 (en) | Integrated circuit, has comparison device comparing measured values of one of transistors and reference values, and biasing device delivering bias voltage, based on comparison, to substrates of transistors for biasing substrates to voltage | |
FR2825806A1 (en) | Polarization circuit with functioning point which is stable with respect to supply voltage and ambient temperature variations, comprises a third branch with two transistors | |
FR2809833A1 (en) | Current source with weak temperature dependence, for use in electronic integrated circuits or parts of circuits, e.g. in portable transmitter-receiver sets | |
FR3102580A1 (en) | Voltage Regulator | |
EP0230693A1 (en) | High-frequency differential amplifier stage and amplifier with such a differential amplifier stage | |
FR2767207A1 (en) | Generator of constant voltage under varying ambient temperature and with components having varying characteristics, applicable to microprocessor supply monitoring circuits | |
FR2986390A1 (en) | OPERATIONAL AMPLIFIER WITH OFFSET VOLTAGE SUPPRESSION | |
EP0829796B1 (en) | Voltage controller with attenuated temperature sensitivity | |
EP0554196A1 (en) | Telephone line current modulator | |
EP0506186B1 (en) | Video amplifier device | |
FR2834805A1 (en) | CURRENT OR VOLTAGE GENERATOR HAVING A STABLE OPERATING POINT IN TEMPERATURE | |
FR3134487A1 (en) | Device for copying a current | |
EP0201964A1 (en) | Amplifier for high frequencies |
Legal Events
Date | Code | Title | Description |
---|---|---|---|
PUAI | Public reference made under article 153(3) epc to a published international application that has entered the european phase |
Free format text: ORIGINAL CODE: 0009012 |
|
AK | Designated contracting states |
Kind code of ref document: A1 Designated state(s): AT BE CH DE DK FR GB IT LI NL SE |
|
AX | Request for extension of the european patent |
Free format text: AL;LT;LV;RO;SI |
|
17P | Request for examination filed |
Effective date: 19991021 |
|
AKX | Designation fees paid |
Free format text: AT BE CH DE DK FR GB IT LI NL SE |
|
17Q | First examination report despatched |
Effective date: 20000412 |
|
REG | Reference to a national code |
Ref country code: HK Ref legal event code: WD Ref document number: 1019644 Country of ref document: HK |
|
GRAP | Despatch of communication of intention to grant a patent |
Free format text: ORIGINAL CODE: EPIDOSNIGR1 |
|
GRAS | Grant fee paid |
Free format text: ORIGINAL CODE: EPIDOSNIGR3 |
|
GRAA | (expected) grant |
Free format text: ORIGINAL CODE: 0009210 |
|
AK | Designated contracting states |
Kind code of ref document: B1 Designated state(s): AT BE CH DE DK FR GB IT LI NL SE |
|
REG | Reference to a national code |
Ref country code: GB Ref legal event code: FG4D Free format text: NOT ENGLISH |
|
REG | Reference to a national code |
Ref country code: CH Ref legal event code: EP |
|
REF | Corresponds to: |
Ref document number: 69739232 Country of ref document: DE Date of ref document: 20090312 Kind code of ref document: P |
|
REG | Reference to a national code |
Ref country code: CH Ref legal event code: NV Representative=s name: ICB INGENIEURS CONSEILS EN BREVETS SA |
|
PG25 | Lapsed in a contracting state [announced via postgrant information from national office to epo] |
Ref country code: NL Free format text: LAPSE BECAUSE OF FAILURE TO SUBMIT A TRANSLATION OF THE DESCRIPTION OR TO PAY THE FEE WITHIN THE PRESCRIBED TIME-LIMIT Effective date: 20090121 |
|
NLV1 | Nl: lapsed or annulled due to failure to fulfill the requirements of art. 29p and 29m of the patents act | ||
PG25 | Lapsed in a contracting state [announced via postgrant information from national office to epo] |
Ref country code: SE Free format text: LAPSE BECAUSE OF FAILURE TO SUBMIT A TRANSLATION OF THE DESCRIPTION OR TO PAY THE FEE WITHIN THE PRESCRIBED TIME-LIMIT Effective date: 20090421 Ref country code: AT Free format text: LAPSE BECAUSE OF FAILURE TO SUBMIT A TRANSLATION OF THE DESCRIPTION OR TO PAY THE FEE WITHIN THE PRESCRIBED TIME-LIMIT Effective date: 20090121 |
|
PG25 | Lapsed in a contracting state [announced via postgrant information from national office to epo] |
Ref country code: DK Free format text: LAPSE BECAUSE OF FAILURE TO SUBMIT A TRANSLATION OF THE DESCRIPTION OR TO PAY THE FEE WITHIN THE PRESCRIBED TIME-LIMIT Effective date: 20090121 |
|
PLBE | No opposition filed within time limit |
Free format text: ORIGINAL CODE: 0009261 |
|
STAA | Information on the status of an ep patent application or granted ep patent |
Free format text: STATUS: NO OPPOSITION FILED WITHIN TIME LIMIT |
|
26N | No opposition filed |
Effective date: 20091022 |
|
BERE | Be: lapsed |
Owner name: EM MICROELECTRONIC-MARIN SA Effective date: 20091031 |
|
PG25 | Lapsed in a contracting state [announced via postgrant information from national office to epo] |
Ref country code: BE Free format text: LAPSE BECAUSE OF NON-PAYMENT OF DUE FEES Effective date: 20091031 |
|
PG25 | Lapsed in a contracting state [announced via postgrant information from national office to epo] |
Ref country code: IT Free format text: LAPSE BECAUSE OF FAILURE TO SUBMIT A TRANSLATION OF THE DESCRIPTION OR TO PAY THE FEE WITHIN THE PRESCRIBED TIME-LIMIT Effective date: 20090121 |
|
PGFP | Annual fee paid to national office [announced via postgrant information from national office to epo] |
Ref country code: GB Payment date: 20110926 Year of fee payment: 15 |
|
GBPC | Gb: european patent ceased through non-payment of renewal fee |
Effective date: 20121015 |
|
PG25 | Lapsed in a contracting state [announced via postgrant information from national office to epo] |
Ref country code: GB Free format text: LAPSE BECAUSE OF NON-PAYMENT OF DUE FEES Effective date: 20121015 |
|
PGFP | Annual fee paid to national office [announced via postgrant information from national office to epo] |
Ref country code: CH Payment date: 20130924 Year of fee payment: 17 |
|
PGFP | Annual fee paid to national office [announced via postgrant information from national office to epo] |
Ref country code: FR Payment date: 20131028 Year of fee payment: 17 Ref country code: DE Payment date: 20130920 Year of fee payment: 17 |
|
REG | Reference to a national code |
Ref country code: DE Ref legal event code: R119 Ref document number: 69739232 Country of ref document: DE |
|
REG | Reference to a national code |
Ref country code: CH Ref legal event code: PL |
|
PG25 | Lapsed in a contracting state [announced via postgrant information from national office to epo] |
Ref country code: CH Free format text: LAPSE BECAUSE OF NON-PAYMENT OF DUE FEES Effective date: 20141031 Ref country code: DE Free format text: LAPSE BECAUSE OF NON-PAYMENT OF DUE FEES Effective date: 20150501 Ref country code: LI Free format text: LAPSE BECAUSE OF NON-PAYMENT OF DUE FEES Effective date: 20141031 |
|
REG | Reference to a national code |
Ref country code: FR Ref legal event code: ST Effective date: 20150630 |
|
PG25 | Lapsed in a contracting state [announced via postgrant information from national office to epo] |
Ref country code: FR Free format text: LAPSE BECAUSE OF NON-PAYMENT OF DUE FEES Effective date: 20141031 |