Classifications

• • H—ELECTRICITY
  • H04—ELECTRIC COMMUNICATION TECHNIQUE
  • H04W—WIRELESS COMMUNICATION NETWORKS
  • H04W74/00—Wireless channel access, e.g. scheduled or random access
  • H04W74/08—Non-scheduled or contention based access, e.g. random access, ALOHA, CSMA [Carrier Sense Multiple Access]
  • H04W74/0808—Non-scheduled or contention based access, e.g. random access, ALOHA, CSMA [Carrier Sense Multiple Access] using carrier sensing, e.g. as in CSMA
  • H04W74/0816—Non-scheduled or contention based access, e.g. random access, ALOHA, CSMA [Carrier Sense Multiple Access] using carrier sensing, e.g. as in CSMA carrier sensing with collision avoidance
• • H—ELECTRICITY
  • H04—ELECTRIC COMMUNICATION TECHNIQUE
  • H04L—TRANSMISSION OF DIGITAL INFORMATION, e.g. TELEGRAPHIC COMMUNICATION
  • H04L1/00—Arrangements for detecting or preventing errors in the information received
  • H04L1/12—Arrangements for detecting or preventing errors in the information received by using return channel
  • H04L1/16—Arrangements for detecting or preventing errors in the information received by using return channel in which the return channel carries supervisory signals, e.g. repetition request signals
  • H04L1/18—Automatic repetition systems, e.g. Van Duuren systems
  • H04L1/1867—Arrangements specially adapted for the transmitter end
  • H04L1/188—Time-out mechanisms
• • H—ELECTRICITY
  • H04—ELECTRIC COMMUNICATION TECHNIQUE
  • H04L—TRANSMISSION OF DIGITAL INFORMATION, e.g. TELEGRAPHIC COMMUNICATION
  • H04L1/00—Arrangements for detecting or preventing errors in the information received
  • H04L2001/0092—Error control systems characterised by the topology of the transmission link
  • H04L2001/0094—Bus
• • H—ELECTRICITY
  • H04—ELECTRIC COMMUNICATION TECHNIQUE
  • H04W—WIRELESS COMMUNICATION NETWORKS
  • H04W4/00—Services specially adapted for wireless communication networks; Facilities therefor
  • H04W4/18—Information format or content conversion, e.g. adaptation by the network of the transmitted or received information for the purpose of wireless delivery to users or terminals
• • H—ELECTRICITY
  • H04—ELECTRIC COMMUNICATION TECHNIQUE
  • H04W—WIRELESS COMMUNICATION NETWORKS
  • H04W84/00—Network topologies
  • H04W84/02—Hierarchically pre-organised networks, e.g. paging networks, cellular networks, WLAN [Wireless Local Area Network] or WLL [Wireless Local Loop]
  • H04W84/10—Small scale networks; Flat hierarchical networks

Definitions

• the invention relates to a wireless communication network system for exchanging data packets between computers, and between computers and peripheral equipments such as printers, digitizing tablets, keyboards, and pointing devices or mice, within a small local area such as an office or closely arranged group of offices.
• Wireless communication networks may vary from one using a point-to-point type system where one node speaks only to one other node as in a peer-to-peer or host-to-host system, or a point and shoot type system that operates much like a television remote control in communicating with other nodes, to a true multinode system continually requiring multiple communication paths.
• U.S. Patent Nos. 4,232,299; 4,775,928; 4,992,787; 5,075,792; 5,204,768; and 5,307,297 are representative.
• All wireless communication networks can be coveniently classified in accordance with the area they cover.
• a network that covers an area having a cross- distance of miles is generally referred to as a metropolitan area network (MAN) or wide area network (WAN) .
• a wireless network that covers cross-distances of the order of hundreds of feet generally is referred to as a local area network (LAN) .
• MAN metropolitan area network
• WAN wide area network
• LAN local area network
• Each of the above networks employ complex and costly communication protocols, which in turn require expensive hardware for implementation in accommodating information exchanges between multiple nodes. These prior implementations are impractical for use with a small area network covering, by way of example, an office where wireless communication with a computer or peripheral equipments may be desired.
• U.S.Patent Nos. 4,665,519 and 5,241,542 are representative.
• a multiple access method can be described as either circuit switched or packet switched.
• Circuit switched networks are those where a connection must be continuously maintained, as with a telephone.
• a packet switched network allocates capacity to users as a slice of time, but the connection between users only lasts for the duration of the packet. During the transmission of the packet, however, the entire capacity of the channel is available to the transmitting node. This transient connection of a packet switched network is ideal for situations where a relatively large number of nodes need to make infrequent connections to each other to communicate by rapid bursts of information.
• TDMA time division multiple access
• FDMA frequency division multiple access
• CDMA code division multiple access
• CSMA carrier sense multiple access
• the TDMA, FDMA and CDMA control schemes have been successfully used with networks where continuous data streams are issued by a small number of nodes. Where data packets are issued rapidly from a large number of nodes, however, the CSMA control scheme has been favored. In wireless systems where relatively short bursts of data or data packets are transmitted at high speeds, the CSMA control scheme is ideal.
• U.S.Patent Nos. 4,665,519 and 5,241,542 are representative. When a network is comprised of a large number of nodes, there must in addition be a means for preventing two or more users from attempting to use a network channel simultaneously.
• a Collision Detection system usually is used in which a node compares a signal traveling over a wire with a signal that it is attempting to send. No signal is transmitted by the node as long as the compared signals differ, or until no signals are detected in the transmission channel.
• a network node has both a transmitter and a receiver means, and the receiver means stays energized until such time as a transmission of information is required, the occurrence of activity in a transmission channel can be detected. As with the wired communications system, the transmission can be delayed until no activity in the transmission channel is detected. The potential still exists for two or more network nodes to begin a data packet transmission at approximately the same time.
• Collision Avoidance wherein a transmitter waits or pauses before retransmitting if no acknowledgement is received within a specified time period after a first transmission.
• the transmission wait time is referred to as the backoff period.
• the backoff period is chosen randomly according to a statistical rule.
• CSMA/CA multiple access control The combination of CSMA and Collision Avoidance is referred to as CSMA/CA multiple access control.
• Wireless systems have been made that include CSMA/CA capabilities implemented with a MAN, WAN or LAN protocol. Such complex and expensive systems are not practical for a small area network such as a Desktop Area Network (DAN) , where communication is desired with a computer or peripheral device, between computers, or between a computer and a peripheral device located in an office or in adjacent offices.
• DAN Desktop Area Network
• U.S.Patent No. 4,665,519 may be said to be representative, it is a low performance, narrow band system which requires a complex and costly conversion of an RS-232C serial interface into an HDLC multipoint protocol through use of manually set DIP switches.
• the patent discloses the use of random backoffs and manually switched frequencies, and thus is not a true CSMA system.
• the invention is a wireless, high performance, broadband Desktop Area Network (DAN) system, which includes CSMA ⁇ CA multiple access control with Collision Avoidance that is implemented by utilizing a serial bus data packet protocol to accommodate wireless communication among multiple nodes.
• DAN Digital Access Network
• Synchronized data packet exchanges are accommodated with and between computers, between computers and peripheral equipments, and with peripheral equipments including but not limited to keyboards, printers, facsimilie machines, digitizing tablets, and pointers or mice.
• a timing recovery method is used which is based upon a data packet structure that includes a preamble with an alternating data stream from which timing information may be extracted to synchronize the processing of the data packet.
• CSMA multiple access control is implemented by utilizing a serial bus data packet protocol to accommodate wireless exchanges of data packet information not only between a computer and peripheral equipment, but also between computers (peer to peer) .
• interference between nodes in transmitting messages is controlled through use of both a delay method which causes a transmitting node to wait until a communication channel is idle before transmitting data packet information, and a Collision Avoidance method in which all transmitting nodes upon failing to receive an acknowledgement signal from a target receiving node will wait for a period of time (proportional to the transmitting node's network address) before attempting to retransmit the message.
• the CSMA ⁇ CA multiple access control and timing recovery methods are not hardware dependent on the type of interface used to transmit and receive data packets.
• controller need be reconfigured for host to host portability of a node subsystem comprising a controller, a transmitter, a receiver and an interface for receiving and sending modulated information data packets.
• both RF and IR transmissions may be accommodated by same data and control protocols.
• network configuration occurs through an automated, interactive process wherein network node addresses for each network node having a wireless network module are stored in host memory for access in selecting those of the network nodes which will form a network configuration in which wireless messages may be exchanged.
• FIGURE 1 is a functional block diagram of a network node in accordance with the invention which may alternatively be used in RF or IR modes;
• FIGURES 2A and 2B are alternative functional block diagrams of of Interface 5 of FIGURE 1;
• FIGURE 3 is a diagram of a preamble structure in a data packet;
• FIGURE 4 is a diagram of a data packet structure,-
• FIGURE 5A is a detailed functional block diagram of a preferred RF embodiment of the invention.
• FIGURE 5B is a detailed functional block diagram of a preferred IR embodiment of the invention.
• FIGURE 6A is a logic flow diagram of a receiver media access control (MAC) process of controller 2 of Figure 1;
• MAC media access control
• FIGURE 6B is a logic flow diagram of a transmitter MAC process of controller 2.
• FIGURE 7 is a logic flow diagram of a wireless network configuration process of host 1.
• a node of a Desktop Area Network is illustrated in which a host system 1 such as a personal computer (PC) or peripheral equipment is in electrical communication with a microcontroller 2 of a wireless network module.
• the microcontroller outputs data received from the host system in accordance with a data packet protocol to line 6 leading to an input of a transmitter 3, and outputs to the host system 1 demodulated data received on line 7 from the receiver 4.
• the controller
• the controller 2 also issues an energize signal on line 9 to the transmitter 3 in response to a transmit request received from the host system 1, and issues an energize signal on line 8 to the receiver 4 to turn the receiver on when the system is not in a transmit mode.
• the controller 2 in addition issues a control signal on line 10 to place the interface 5 in either a transmit or receive mode.
• Controller 2, transmitter 3, receiver 4 and interface 5 comprise a wireless network module which is easily portable from host to host.
• Communication between the controller 2 and the host 1 may occur by way of a variety of port interfaces including but not limited to a parallel port, an RS-232 serial port, a PCMCIA port, and an ACCESS.bus port.
• Figures 2A and 2B respectively illustrate an RF antenna 13 which is shared by the receiver 4 and transmitter 3 when the interface 5 is an RF embodiment; and an IR light emitting diode (LED) 14 that is connected to the output of transmitter 3 and an IR sensitive transistor 15 which is connected to the input of receiver 4 when the interface 5 is an IR embodiment.
• LED IR light emitting diode
• the antenna 13 preferably is a whip or loop (OdB) antenna accommodating a received power level of -20 dBm at three meters, and during a transmit mode exhibiting a hemispherical or torodial pattern.
• OdB whip or loop
• a data stream from host 1 is received by transmitter 3 from controller 2 as data packets, and is encoded onto a carrier by frequency shift keying with continuous phase modulation.
• the modulated carrier then is sent by transmitter 3 to antenna 13 in interface 5, where the modulated carrier is broadcast to a receiving target node.
• the receiver of the target node then demodulates the carrier to recover the data packets and read the transmitted message or data.
• Figure 3 is a graphical illustration of a preamble structure of a data packet that is communicated between computers, between a computer and peripheral equipment, or to a computer or peripheral equipment in a DAN network in accordance with the invention.
• the preamble includes an indeterminate field 16 followed by an alternating data stream of binary ones and zeroes 17, an error correction coding (ECC) field 18, a run-length limited error (RLE) field 19, and spare fields 20 and 21 to accommodate optional information.
• ECC error correction coding
• RLE run-length limited error
• FIG. 4 The structure of an entire data packet in accordance with the invention is illustrated in Figure 4, where a preamble structure 22 is followed by a destination address field 23, a source address field 24, a word count field 25, n data fields 26-27, and a checksum/cyclic redundancy check field 28 to allow data validation by a receiving node.
• the above described data packet structure is in conformance with a wired serial bus protocol referred to as the ACCESS.bus protocol.
• a description of the ACCESS.bus may be purchased from the ACCESS.bus Industry Group as "ACCESS.bus Specifications-Version 2.2" , ACCESS.bus Industry Group, 370 Altair Way, Suite 215, Sunnyvale, California 94086.
• the preferred embodiment described herein uses carrier sense multiple access (CSMA) control to accommodate short bursts of data at high speeds among multiple nodes.
• CSMA carrier sense multiple access
• a delay method is used which causes a transmitter in a network node to pause or wait when activity in the transmission channel is detected.
• a Collision Avoidance (CA) method has been implemented which comes into play when a transmission to a target node is made, but no acknowledgement signal is received from the target node within a specific time period.
• the CA method causes the transmitting node to wait a period of time proportional to the network address of the transmitting node before retransmitting an information signal.
• CA functionalities comprise a CSMA/CA access control system.
• FIG 5A where devices have same reference numbers as like devices previously described, a detailed functional block diagram of an RF preferred embodiment of a DAN network node is illustrated. Communication between the host system 1 and controller 2 occurs over a port interface 30. When the node system is in the receive mode as indicated by an inactive status on the transmission/receive line 31, modulated radio signals are received by the antenna 13 and are carried over bidirectional RF line 32 to RF bandpass filter 33. The output of filter 33 is applied to the input of receiver 4, where the radio signals are demodulated.
• the receiver may be an integrated circuit sold by Philips Semiconductor Inc. of 811 East Arques Avenue in Sunnyvale, California 94088 as IC circuit Model No.
• the receiver 4 is a superheterodyne frequency modulation (FM) receiver using a local oscillator frequency of 16.42 megahertz provided by the crystal oscillator 34. Final intermediate frequency filtering is performed by bandpass filter 35. If a signal is detected by the receiver 4, the voltage level on the Received Signal Strength Indicator (RSSI) line 36 increases and is compared by comparator 37 to a threshold of the order of -40 dBm or 10 dB above noise, whichever is greater. If the threshold is exceeded, the comparator generates a binary detection signal on line 38. In response to the detection signal, controller 2 executes signal processes which will be further described below.
• RSSI Received Signal Strength Indicator
• the receiver 4 also detects any frequency deviations in the received signal, and issues a voltage with magnitude indicative of the deviation on line 39.
• the voltage is compared by the comparator 40 with a threshold value equal to approximately one-half of the comparator supply voltage.
• the supply voltage is of the order of 3.3 volts.
• the output of the comparator is a data stream that is applied to an input of controller 2, where the data stream is converted to a desired data format and sent to the host system 1 by way of the port interface 30.
• the host system 1 sends data to the controller 2 over the port interface 30.
• an interrupt is generated in the controller 2 which causes it to execute a series of transmit process steps.
• a signal is applied by the controller 2 to the line 31 to turn the receiver 4 off, and enable the transmitter oscillator 42 which tramsmits at a center frequency of 27.12 megahertz.
• the signal levels on line 43 cause frequency shifts in the oscillator 42 in a continuous phase transition.
• the output of the oscillator a frequency shifting carrier with continuous phase modulation at a frequency deviation of 100 KHz, is buffered by a common base amplifier 44A, and coupled to the bidirectional RF line 32 for broadcast by antenna 13.
• FIG. 5B An IR DAN network node is illustrated in block diagram form in Figure 5B, where like devices have a same reference number as those illustrated in Figure 5A.
• modulated IR signals are received by an IR sensitive transistor 15.
• the base of the transistor 15 is connected to the input of an IR filter 45.
• the output of filter 45 in turn is connected to the input of an IR receiver 46.
• the operation and design specifications of the receiver are disclosed in the document entitled, "HPSIR-Wired Serial and Infrared I/O, Architecture External Reference Specification, Version 1.1", dated April 11, 1991.
• the document is made available by the Hewlett-Packard Optical Communication Division at 350 West Trimble Road, San Jose, California 95131.
• One input of the receiver 46 is connected to line 31 and to an input of a pulse shaper 47.
• the input of pulse shaper 47 is connected to line 43 and the output of the pulse shaper is connected to the input of a common emitter buffer amplifier 44B.
• the output of the amplifier 44B in turn is connected to the input of the IR LED diode 14.
• modulated IR signals received by transistor 15 are applied through IR bandpass filter 45 to IR receiver 46, where demodulation occurs. If an IR signal is detected by receiver 46, the voltage level on line 36 increases and is compared to a threshold by comparator 37 as before described.
• the comparator 37 generates a binary detection signal on line 38 if the threshold is exceeded.
• controller 2 executes signal processes which will be further described below.
• the receiver 46 also detects any amplitude deviations in the received signal, and issues a voltage with magnitude indicative of the deviation on line 39 where the voltage is compared by the comparator 40 with the before described threshold value.
• the output of the comparator is a data stream that is applied to an input of controller 2, where the data stream is converted to a desired data format and sent to the host system 1 by way of the port interface 30.
• the host system 1 sends data to the controller 2 over the port interface 30.
• an interrupt is generated in the controller 2 which causes it to execute a series of transmit process steps.
• a signal is applied by the controller 2 to the line 31 to turn the receiver 46 off and enable the pulse shaper 47.
• Data to be transmitted is sent by controller 2 along line 43 to the pulse shaper 47, which converts the data stream to a Hewlett-Packard serial format that is disclosed in the Hewlett-Packard document identified above.
• the output of the pulse shaper,an amplitude shift keying modulated carrier is buffered by the amplifier 44B and applied to the IR LED 14, which radiates for 3/16 of a bit time period to indicate a logic 0. A logic one is indicated when the LED is turned off for an entire bit time period.
• MAC media access control
• controller 2 defines the structure of the data packets and assures the integrity of the information within the packets.
• FIG 6A a logic decision flow diagram of a MAC receive function is illustrated.
• the controller searches for the beginning of a preamble at logic step 51.
• the initial four bits of the preamble are used to determine the timing of the incoming data fields of the data packet at logic step 52, and if used, the trailing fields of the preamble are sensed and stored for further processing at logic step 53.
• the logic decision process proceeds from logic step 55 to logic step 59 where the source address 24 of Figure 4 of the received data packet is read.
• the source address is compared at logic step 60 with an internal list of allowed source addresses. If no coincidence of addresses occurs, the logic decision process transfers to logic step 56 to await the end of the current transmission as before described. If a coincidence occurs, however, the source address is on the internal list of allowed sources and the controller reads the word count in the field 25 of Figure 4 at logic step 61 to determine the number of data bytes that will be received. The indicated number of data bytes in the data packet then is read at logic step 62.
• the controller After reading the final data byte, the controller at logic step 63 reads the last word in the data packet, the checksum/CRC field 28 of Figure 4, and thereafter determines at logic step 64 whether the data packet was received without error. If so, the logic decision process proceeds to logic step 65 to deenergize receiver 4, and to energize transmitter 3 of Figure 1 to send an acknowledgement signal by way of the antenna of interface 5 to the source node. The logic decision flow then proceeds to logic step 66 ,where the data bytes read from the received data packet are transferred by the controller 2 over port 30 to the host computer 1 of Figure 1 for further processing. Thereafter, the logic decision flow returns to the outer loop 58 to await the receipt of another transmission.
• the controller does not acknowledge receipt of the data packet. Rather, the logic decision flow proceeds from logic step 64 to the outer loop 58 to await the receipt of another transmission as before described. It is left to the source node to determine whether and when to retransmit a data packet.
• the transmission of a data packet is an interrupt driven event.
• a transmit service process is initialized at logic step 71.
• the controller thereafter accepts a data packet from the host computer at logic step 72.
• the data packet then is converted by the controller at logic step 73 to the format previously described and illustrated in Figure 4.
• a preamble with timing information is inserted at the beginning of the data packet, and a checkword is appended to the end of the packet to allow the receiving node to verify receipt of an error free data packet.
• the data packet thereupon is ready for wireless transmission by interface 5 of Figure 1, and the logic decision flow proceeds to logic step 75 to wait until there is no activity in the network before beginning transmission.
• the logic decision flow proceeds to logic step 76 where the controller 2 of Figure 1 issues the data packet bit stream to the transmitter 3 for transmission by way of the RF antenna in interface 5.
• the logic decision flow determines at logic step 77 of Figure 6B whether an acknowledgement from the destination or receiving node has been received. If so, the transmit process is exited at logic step 78. If not, the logic decision flow awaits the receipt of the acknowledgement by looping through logic step 79, until either an acknowledgement is received at logic step 77 or timeout occurs at logic step 79. The controller will wait for only a brief period (two seconds or less) before declaring a timeout fault at step 79.
• the logic decision flow proceeds from logic step 77 to logic step 78 as before described. If a timeout occurs before an acknowledgement is received, however, the logic decision flow proceeds from logic step 79 to logic step 80 where a timeout error is recognized. The logic decision flow then proceeds to logic step 81 where the number of timeouts that have occurred is compared to a threshold value. If the threshold value has not been exceeded, the logic decision flow waits for a period of time proportional to the numerical network address of the node, and then transfers from logic step 81 to logic step 75 by way of loop 82 to retransmit the data packet as before described.
• the logic decision flow will return to logic step 77 by way of loop 83. Further, when the number of timeouts that have occurred without receiving an acknowledgement exceeds the previously described threshold value, the logic decision flow will pass through logic step 81 to logic step 84 rather than return by way of loop 82 to the logic step 75.
• the controller 2 sends the host computer 1 of Figure 1 a transmission failure flag, and thereafter exits the transmit service process at logic step 85.
• the MAC logic decision process described above remains the same whether the RF system of Figure 5A or the IR system of Figure 5B is used.
• Figure 7 illustrates a logic decisiion flow diagram of an interactive network configuration process in host 1.
• host 1 queries the port interface 30 at logic step 91 to determine whether a wireless network module as illustrated in Figure 1 is present. If not, host 1 displays a message that indicates no wireless network module is present, and the process is exited at logic step 92. If, however, a wireless network module is present, the host may request a capabilities string or list of module capabilities at logic step 93. Upon receipt of the capabilities string, the host 1 displays at logic step 94 a list of valid network nodes in the DAN network.
• the user thereupon selects those nodes which are to be included in the network configuration at logic step 95, and the host 1 writes a file of node addresses and connections for storage in a host memory at logic step 96. Thereafter, the file is read by host 1 each time the host is booted, and the information in the file is inserted into the address fields of the data packets to be transmitted. The process then is exited at logic step 97.

Applications Claiming Priority (1)

Publications (2)

Family

ID=22248504

Family Applications (1)

Country Status (3)

Families Citing this family (6)

Citations (3)

Family Cites Families (2)

• 1995
  • 1995-01-11 JP JP8512195A patent/JPH10512404A/ja not_active Ceased
  • 1995-01-11 WO PCT/US1995/000494 patent/WO1996021978A1/en not_active Application Discontinuation
  • 1995-01-11 EP EP95908501A patent/EP0803152A4/de not_active Withdrawn

Patent Citations (3)

Non-Patent Citations (1)

Also Published As

Similar Documents

Legal Events