Classifications

• • H—ELECTRICITY
  • H04—ELECTRIC COMMUNICATION TECHNIQUE
  • H04W—WIRELESS COMMUNICATION NETWORKS
  • H04W88/00—Devices specially adapted for wireless communication networks, e.g. terminals, base stations or access point devices
  • H04W88/18—Service support devices; Network management devices
  • H04W88/185—Selective call encoders for paging networks, e.g. paging centre devices
  • H04W88/187—Selective call encoders for paging networks, e.g. paging centre devices using digital or pulse address codes

Definitions

• This invention relates generally to the field of communication systems and protocols and in particular, to a communication system and protocol that reallocates resources within multiple subchannels.
• a communication system broadcasting over a plurality of subchannels comprises a resource controller unit having at least one of the plurality of subchannels serving as a control channel for addressing subscribers and directing them to receive messages or data on a set or a subset of the plurality of the subchannels, input means for sending messages to the resource controller unit, and a selective call receiver addressable by the resource controller unit, capable of receiving messages as directed by the resource controller on any of the subchannels and time slots directed by the resource controller.
• a method for receiving and decoding selective call messages transmitted in the form interleaved blocks of time divided signals on a plurality of subchannels to a plurality of selective call receivers comprises the steps at one of the selective call receivers of decoding at least a first received block of information containing address and vector information for at least a first addressed message, at least a portion of the first received block being a control channel. Then, determining where the first addressed message will begin and the length of the first message from the address and vector information. And finally, decoding subsequent blocks of information on the plurality of subchannels to decode the first addressed message, the first addressed message being capable of residing in contiguous sections of blocks and portions of blocks on the plurality of subchannels.
• FIG. 1 is an electrical block diagram of a data transmission system in accordance with the present invention.
• FIG. 2 is an electrical block diagram of a terminal for processing and transmitting message information in accordance with the present invention.
• FIGS. 3-5 are timing diagrams illustrating the transmission format of the signaling protocol utilized in accordance with the present invention.
• FIGS. 6 and 7 are timing diagrams illustrating the synchronization signals utilized in accordance with the present invention.
• FIG. 8 is an electrical block diagram of a data communication receiver in accordance with the present invention.
• FIG. 9 is a more detailed electrical block diagram of the data communication receiver of FIG. 8 in accordance with the present invention.
• FIG. 10 is an electrical block diagram of an alternative embodiment of a data communication receiver in accordance with the present invention.
• FIG. 11 is a more detailed electrical block diagram of the data communication receiver of FIG. 10 in accordance with the present invention.
• FIG. 12 is an electrical block diagram of yet another alternative embodiment of a data communication receiver in accordance with the present invention.
• FIGs. 13-17 are diagrams illustrating the message capabilities of a system in accordance with the present invention.
• FIG. 1 is an electrical block diagram of a data transmission system 100, such as a paging system, in accordance with the preferred embodiment of the present invention
• a data transmission system 100 such as a paging system
• messages originating either from a phone, as in a system providing numeric data transmission, or from a message entry device, such as an alphanumeric data terminal are routed through the public switched telephone network (PSTN) to a paging terminal 102 which processes the numeric or alphanumeric message information for transmission by one or more transmitters 104 provided within the system.
• PSTN public switched telephone network
• the transmitters 104 preferably simulcast transmit the message information to data communication receivers 106.
• FIG. 2 is an electrical block diagram of the paging terminal 102 utilized for processing and controlling the transmission of the message information in accordance with the present invention.
• Short messages such as tone-only and numeric messages which can be readily entered using a Touch-Tone telephone are coupled to the paging terminal 102 through a telephone interface 202 in a manner well known in the art.
• Longer messages such as alphanumeric messages which require the use of a data entry device are coupled to the paging terminal 102 through a modem 206 using any of a number of well known modem transmission protocols.
• a controller 204 handles the processing of the message.
• the controller 204 is preferably a microcomputer, such as an MC68000 or equivalent, which is manufactured by Motorola Inc., and which runs various pre-programmed routines for controlling such terminal operations as voice prompts to direct the caller to enter the message, or the handshaking protocol to enable reception of messages from a data entry device.
• the controller 204 references information stored in the subscriber database 208 to determine how the message being received is to be processed.
• the subscriber data base 208 includes, but is not limited to such information as addresses assigned to the data communication receiver, message type associated with the address, and information related to the status of the data communication receiver, such as active or inactive for failure to pay the bill.
• a data entry terminal 240 is provided which couples to the controller 204, and which is used for such purposes as entry, updating and deleting of information stored in the subscriber data base 208, for monitoring system performance, and for obtaining such information as billing information.
• the subscriber database 208 also includes such information as to what transmission frame and to what transmission phase the data communication receiver is assigned, as will be described in further detail below.
• the received message is stored in an active page file 210 which stores the messages in queue. Alternatively, the queue is provided in the active page file 210.
• the active page file 210 is preferably a dual port, first in first out random access memory, although it will be appreciated that other random access memory devices, such as hard disk drives, can be utilized as well.
• each of the queue Periodically the message information stored in each of the queue is recovered from the active page file 210 under control of controller 204 using timing information such as provided by a real time clock 214, or other suitable timing source.
• the recovered message information from the queue is sorted by frame number and is then organized by address, message information, and any other information required for transmission, and then batched into frames based upon message size by frame batching controller 212.
• the batched frame information is coupled to frame message buffers 216 which temporarily store the batched frame information until a time for further processing and transmission. Frames are batched in numeric sequence, so that while a current frame is being transmitted, the next frame to be transmitted is in the frame message buffer 216, and the next frame thereafter is being retrieved and batched.
• the batched frame information stored in the frame message buffer 216 is transferred to the frame encoder 218.
• the frame encoder 218 encodes the address and message information into address and message code words required for transmission, as will be described below.
• the encoded address and message code words are ordered into blocks and then coupled to a block interleaver 220 which interleaves preferably eight code words at a time for transmission in a manner well known in the art.
• the interleaved code words from each block interleaver 220 are then serially transferred on a bit by bit basis into a serial data stream by transmission phase.
• each block interleaver 220 is then serially transferred to a phase multiplexer 221 (shown in ghost lines), which multiplexes the message information on a bit by bit basis into a serial data stream as before.
• the controller 204 next enables a frame sync generator 222 which generates the synchronization code which is transmitted at the start of each frame transmission.
• the synchronization code is multiplexed with address and message information under the control of controller 204 by serial data splicer 224, and generates therefrom a message stream which is properly formatted for transmission.
• the message stream is next coupled to a transmitter controller 226, which under the control of controller 204 transmits the message stream over a distribution channel 228.
• the distribution channel 228 may be any of a number of well known distribution channel types, such as wire line, an RF or microwave distribution channel, or a satellite distribution link.
• the distributed message stream is transferred to one or more transmitter stations 104, depending upon the size of the communication system.
• the message stream is first transferred into a dual port buffer 230 which temporarily stores the message stream prior to transmission.
• the message stream is recovered from the dual port buffer 230 and coupled to the input of preferably a 4 subchannel, 4-level FSK modulator 234.
• the modulated message stream is then coupled to the transmitter 236 for transmission via antenna 238.
• FIGS. 3, 4 and 5 are timing diagrams illustrating the transmission format of the signaling protocol utilized in accordance with the preferred embodiment of the present invention.
• the signaling protocol enables message transmission to data communication receivers, such as pagers, assigned to one or more of 128 frames which are labeled frame 0 through frame 127.
• data communication receivers such as pagers
• FIGS. 3, 4 and 5 are timing diagrams illustrating the transmission format of the signaling protocol utilized in accordance with the preferred embodiment of the present invention.
• the signaling protocol enables message transmission to data communication receivers, such as pagers, assigned to one or more of 128 frames which are labeled frame 0 through frame 127.
• the actual number of frames provided within the signaling protocol can be greater or less than described above.
• the greater the number of frames utilized the greater the battery life that may be provided to the data communication receivers operating within the system.
• the fewer the number of frames utilized the more often messages can be queued and delivered to the data communication receivers assigned to any particular frame, thereby
• each block of message information comprises preferably eight address, control or data code words which are labeled word 0 through word 31 for each phase. Consequently, each phase in a frame allows the transmission of up to thirty-two (32) address, control and data code words.
• each phase in a frame allows the transmission of up to 4 times 32 words or 128 address, control and data code words.
• the address, control and data code words are preferably 31 ,21 BCH code words with an added thirty- second even parity bit which provides an extra bit of distance to the code word set.
• FIGS. 6 and 7 are timing diagrams illustrating the synchronization code utilized in accordance with the present invention.
• the synchronization code comprises preferably three parts, a first synchronization code (sync 1), a frame information code word (frame info) and a second synchronization code (sync 2).
• the first synchronization code comprises first and third portions, labeled bit sync 1 and BS1 , which are alternating 1 ,0 bit patterns which provides bit synchronization, and second and fourth portions, labeled "A" and its complement "A bar", which provide frame synchronization.
• the second and fourth portions are preferably single 32,21 BCH code words which are predefined to provide high code word correlation reliability, and which are also used to indicate the data bit rate at which addresses and messages are transmitted.
• the table below defines the data bit rates which are used in conjunction with the signaling protocol. Bit Rate "A" Value
• a fourth "A" value is also predefined for future use.
• the frame information code word is preferably a single 32,21 BCH code word which includes within the data portion a predetermined number of bits reserved to identify the frame number, such as 7 bits encoded to define frame number 0 to frame number 127.
• the structure of the second synchronization code is preferably similar to that of the first synchronization code described above.
• the second synchronization code is transmitted at the data symbol rate at which the address and messages are to be transmitted in any given frame. Consequently, the second synchronization code allows the data communication receiver to obtain "fine" bit and frame synchronization at the frame transmission data bit rate.
• the signaling protocol utilized in accordance with an embodiment of the present invention comprises 128 frames which include a predetermined synchronization code followed by eleven data blocks which comprise eight address, control or message code words per phase.
• the synchronization code enables identification of the data transmission rate, and insures synchronization by the data communication receiver with the data code words transmitted at the various transmission rates.
• the protocols described in the applications by Kuznicki et al and Schwendeman et al. are becoming known in the paging industry as the FLEX protocol.
• FLEX allows a communication system to address and vector messages within a single channel
• the present invention allows a communication system to address and vector messages to one of N other subchannels in one embodiment, or in another embodiment, the communication system allows for the addressing and vectoring of messages to up to N subchannels simultaneously, where N can almost be any integer number .
• N can almost be any integer number .
• the following examples, for simplicity, illustrate embodiments where N 4, but of course, the scope of the claimed invention contemplates the embodiment where N can be any integer.
• an embodiment where one of four subchannels can be addressed and vectored shall be called a 1X4 system, protocol, or receiver and an embodiment where four of four subchannels can be addressed and vectored simultaneously shall be called a 4X4 system, protocol, or receiver.
• FIG. 8 is a block diagram of an embodiment of data communication receiver 106 in accordance with the present invention.
• the receiver 106 comprises of an antenna 802 coupled to a receiver module 804 which is coupled to a controller 816 via a 1X4 Decoder module 895 and a via synthesizer 899.
• the receiver 106 further includes memory 890 and input and output devices (885 & 880) as known in the art.
• FIG. 9 is a more detailed electrical block diagram of the data communication receiver 106 shown in FIG. 8 in accordance with the present invention.
• the heart of the data communication receiver 106 is a controller 816, which is preferably implemented using an MC68HC11 microcomputer, such as manufactured by Motorola, Inc.
• the microcomputer controller hereinafter called the controller 816, receives and processes inputs from a number of peripheral circuits, as shown in FIG. 9, and controls the operation and interaction of the peripheral circuits using software subroutines.
• the use of a microcomputer controller for processing and control functions is well known to one of ordinary skill in the art.
• the data communication receiver 106 is capable of receiving address, control and message information, hereafter called "data" which is modulated using preferably 2-level and 4- level frequency modulation techniques.
• the transmitted data is intercepted by an antenna 802 which couples to the input of a receiver section 804.
• Receiver section 804 processes the received data in a manner well known in the art, providing at the output an analog 4-level recovered data signal, hereafter called a recovered data signal.
• the recovered data signal is coupled to one input of a threshold level extraction circuit 808, and to an input of a 4-level decoder 810.
• the threshold level extraction preferably comprises two clocked level detector circuits (not shown) which have as inputs the recovered data signal.
• a level detector could detect the peak signal amplitude value and provide a high peak threshold signal which is proportional to the detected peak signal amplitude value, while another level detector detects the valley signal amplitude value and provides a valley threshold signal which is proportional to the detected valley signal amplitude value of the recovered data signal. Resistors are then utilized to enable decoding the 4-level data signals as will be described below.
• a clock rate is preset to select a 128X clock, i.e. a clock having a frequency equivalent to 128 times the slowest data bit rate, which as described above is 1600 bps.
• the 128X clock is generated by 128X clock generator 844, as shown in FIG. 8, which is preferably a crystal controlled oscillator operating at 204.8 KHz (kilohertz).
• the output of the 128X clock generator 844 couples to an input of frequency divider 846 which divides the output frequency by two to generate a 64X clock at 102.4 KHz.
• the 128X clock allows the level detectors in the threshold level extraction circuit 808 to asynchronously detect in a very short period of time the peak and valley signal amplitude values, and to therefore generate the low (Lo), average (Avg) and high (Hi) threshold output signal values required for modulation decoding.
• the controller 816 After symbol synchronization is achieved with the synchronization signal, the controller 816 generates a second control signal to enable selection of a 1X symbol clock which is generated by symbol synchronizer 812 as shown in FIG. 9.
• the most significant bit (MSB) output from the 4-level decoder 810 is coupled to an input of the symbol synchronizer 812 and provides a recovered data input generated by detecting the zero crossings in the 4-level recovered data signal.
• the symbol synchronizer 812 preferably uses the 64X clock at 102.4 KHz which is generated by frequency divider 846.
• a control signal (1600/3200) is provided to the symbol synchronizer 812 and is used to select the sample clock rate for symbol transmission rates of 1600 and 3200 symbols per second.
• the 1X and 2X symbol clocks are generated with 1600, 3200 and 6400 bits per second and are synchronized with the recovered data signal.
• the 4-level binary converter 814 uses a 1X symbol clock and a 2X symbol clock along with the symbol output signals (MSB, LSB) and a selector signal (2LJ4L) from the controller to select and provide control of the conversion of the symbol output signals as either 2-level FSK data, or 4-level FSK data.
• 2-level FSK data conversion (2L) only the MSB output is selected which is coupled to the input of a parallel to serial converter (not shown).
• the 4-level FSK data conversion (4L) both the LSB and MSB outputs are selected which are coupled to the inputs of the parallel to serial converter.
• a serial binary data stream generated by the 4-level to binary converter 814 is coupled to inputs of a synchronization word correlator 818 and a demultiplexer 820.
• the synchronization word correlator has predetermined "A" word synchronization patterns that are recovered by the controller 816 from a code memory 822 and are coupled to an "A" word correlator (not shown).
• an "A” or "A-bar” output is generated and is coupled to controller 816.
• the particular "A" or "A-bar” word synchronization pattern correlated provides frame synchronization to the start of the frame ID word, and also defines the data bit rate of the message to follow.
• the serial binary data stream is also coupled to an input of the frame word decoder (not shown) which decodes the frame word and provides an indication of the frame number currently being received by the controller 816.
• the frame word decoder (not shown) which decodes the frame word and provides an indication of the frame number currently being received by the controller 816.
• power is supplied to the receiver portion by battery saver circuit 848 which enables the reception of the "A" synchronization word, as described above, and which continues to be supplied to enable processing of the remainder of the synchronization code.
• the controller 816 compares the frame number currently being received with a list of assigned frame numbers stored in code memory 822. Should the currently received frame number differ from an assigned frame numbers, the controller 816 generates a battery saving signal which is coupled to an input of battery saver circuit 848, suspending the supply of power to the receiver portion. The supply of power will be suspended until the next frame assigned to the receiver, at which time a battery saver signal is generated by the controller 816 which is coupled to the battery saving circuit
• a predetermined "C” word synchronization pattern is recovered by the controller 816 from a code memory 822 and is coupled to a "C” word correlator (not shown).
• a "C” or “C-bar” output is generated which is coupled to controller 816.
• the particular "C” or “C-bar” synchronization word correlated provides "fine” frame synchronization to the start of the data portion of the frame. (See FIGs. 6 and 7).
• the start of the actual data portion is established by the controller 816 generating a block start signal (Blk Start) which is coupled to inputs of a word de-interleaver 824.
• Blk Start a block start signal
• the block start signal is coupled to the inputs of a word de-interleaver 824 and a data recovery timing circuit 826.
• the block start signal is used to generate clocked phase signals which are synchronized with the incoming message symbols.
• the clocked phase signal outputs of the phase timing generator 826 are coupled to inputs of a phase selector 828.
• the controller 816 recovers from the code memory 822, the transmission phase number to which the data communication receiver is assigned. The phase number is transferred to the phase select output (0 Select) of the controller 816 and is coupled to an input of phase selector 828.
• phase clock corresponding to the transmission phase assigned, is provided at the output of the phase selector 828 and is coupled to clock inputs of the demultiplexer 820, block de-interleaver 824, and address and data decoders 830 and 832, respectively.
• the demultiplexer 820 is used to select the binary bits associated with the assigned transmission phase which are then coupled to the input of block de-interleaver 824, and clocked into the de- interleaver array on each corresponding phase clock.
• the de-interleaver array is preferably a 32x32 bit array which de-interleaves thirty-two interleaved address, control or message code words, corresponding to one transmission block.
• the de-interleaved address code words are coupled to the input of address correlator 830.
• the controller 816 recovers the address patterns assigned to the data communication receiver, and couples the patterns to a second input of the address correlator.
• the message information associated with the address is then decoded by the data decoder 832 and stored in a message memory 850 in a manner well known to one of ordinary skill in the art.
• a sensible alert signal is generated by the controller 816.
• the sensible alert signal is preferably an audible alert signal, although it will be appreciated that other sensible alert signals, such as tactile alert signals, and visual alert signals can be generated as well.
• the audible alert signal is coupled by the controller 816 to an alert driver 834 which is used to drive an audible alerting device, such as a speaker or a transducer 836. The user can override the alert signal generation through the use of user input controls 838 in a manner well known in the art.
• the message information is coupled to the input of data decoder 832 which decodes the encoded message information into preferably a BCD or ASCII format suitable for storage and subsequent display.
• data decoder 832 decodes the encoded message information into preferably a BCD or ASCII format suitable for storage and subsequent display.
• the stored message information can be recalled by the user using the user input controls 838 whereupon the controller 816 recovers the message information from memory, and provides the message information to a display driver 840 for presentation on a display 842, such as an LCD display.
• FIG. 10 another block diagram of an embodiment of the data communication receiver 106 in accordance with the present invention is shown.
• the receiver 106 comprises of an antenna 802 coupled to a receiver module 804 which is coupled to a controller 875 via a 4X4 Decoder module 897 and a via synthesizer 899.
• the receiver 106 further includes memory 890 and input and output devices (885 & 880) as known in the art.
• the receiver 106 would appear very much like the receiver of FIG. 9, except that the front end and decoder for the 4X4 FLEX receiver can appear as the block diagram shown in FIG. 11.
• the receiver 106 in FIG. 11 includes a receiver module 804 having an antenna 802.
• the receiver is coupled to a more sophisticated synthesizer 900 via a bank of mixers 310, 312, 314, and 316.
• the mixed signals from the bank of mixers is provided to the 4X4 decoder module 897.
• the module preferably comprises a bank of bandpass filters, detectors and decoders along with the appropriate amplification as is known in the art.
• Each bandpass filter (320, 322, 324 and 326 respectively) should be ideally designed to pass an appropriate subchannel on to their respective detectors (330, 332, 334, and 336) and their respective decoders (340, 342, 344, and 346).
• the signals from the decoder module 897 are then manipulated by the controller/data combiner in much the same manner as the controller 816 of FIG. 9.
• the receiver 106 includes memory 890, and user input and output devices 885 and 880 respectively.
• FIG. 12 another alternative embodiment is shown for the receiver 106 in FIG. 10 using a Digital Signal Processor (DSP) such as the Motorola DSP56001 or its functional equivalent.
• DSP Digital Signal Processor
• the receiver 106 of FIG. 12 preferably includes a linear receiver 404 having an antenna 402.
• memory management and other housekeeping routines can be handled by the DSP.
• an optional controller 408, such as the controllers described in previous embodiments could be used.
• the DSP 406 will handle for four subchannels each: threshold level extraction, level synchronization, level synchronization correlation, data decoding, and data combining.
• the DSP will also serve the functions of battery saving, de-multiplexing, de-interleaving, address correlation, phase selecting, and phase timing.
• some of these tasks, and other tasks if needed, can be handled or shared by the controller 408.
• the receiver 106 includes memory 410, and user input and output devices 412 and 414 respectively.
• FIGs. 13-17 illustrate typical timing diagrams associated with several embodiments in accordance with the present invention.
• FIG. 13 illustrates the timing diagram for a 1X4 FLEX receiver.
• the vector and addressing information will usually be found in the in the first subchannel, designated here as subchannel #0.
• Subchannel #0 or a portion of subchannel #0 will also be know as the control channel or the addressing channel.
• the vectoring information will usually designate what type of information will be received (suchas Hexidecimal or alphanumeric and whether the information will be provided on a single subchannel or on a multiple subchannel).
• the addressing information will designate what particular Word Number the message will start within the particular subchannel.
• the addressing information will designate what particular subchannel, block, and Word to begin providing the message. Additionally, the addressing can designate corners in messages to provide further efficiency in messaging.
• the vectoring and addressing information in subchannel #0 directs the 1X4 Flex receiver to decode message #1 in subchannel 2 at a particular block and word. It should be understood that the 1X4 Flex receiver could have been directed to decode message #1 in any one of the available (four in this instance) subchannels, not just the subchannel shown.
• the vectoring and addressing information in subchannel #1 directs a 4X4 Flex receiver to decode the repeated message #1 in each of the subchannels at different blocks and words.
• the control channel can reside on any of the subchannels (the intermediary subchannels and the highest or last subchannel), not just subchannel #0 (the lowest or first subchannel) as shown in FIG. 13.
• the vectoring and addressing information in this case directs a Flex 4X4 receiver to decode three different sized messages (message #1 , #2 and #3) at different subchannels.
• message #1 the message is decoded at a later time frame portion within subchannel #0.
• message #2 is decoded in portions of contiguous "areas" within subchannels #1 and #2, while message #3 is decoded in portions of subchannel 3.
• FIG. 16 is the same illustration as FIG. 15, but further illustrating the blocks and block boundaries preferably associated with the present invention. As shown, there are preferably 8 blocks within the block boundaries which are decoded at a time.
• subchannel #0 The addressing and vectoring information in subchannel #0 first decoded by the 4X4 Flex receiver will direct the receiver to decode message #1 at the beginning at block 8 of subchannel #0, message #2 at the beginning of block 6 of subchannel #1 (and ending at block 10 of subchannel #2), and message #3 at the beginning of block 4 of subchannel 3.
• the present invention maintains the flexibility found in the embodiments of Kuznicki et al and Schwendeman et al in terms of being able to send and receive messages at variable speeds, but additionally, the present invention allows the receiver to send both 1 X4 Flex messages and 4X4 Flex messages and further pack them within a 4 subchannel format that provides great efficiency as shown in FIG. 17.
• the receiver is shown as decoding messages in blocks of 5, where there are 11 blocks to a frame as previously described with regard to FIGs. 3-7.
• the receiver decodes the first five blocks (probably the last block of Frame N-1 and the first four blocks of Frame N), the receiver decodes the vectoring and addressing information first, found here in this case in the first block and portion of the second block of the second block of Frame N of subchannel #0.
• the vectoring information would indicate that the first four messages are 1X4 messages found in a single subchannel (subchannel #0), while the messages #5-#8 are 4X4 Flex messages decoded throughout portions of the four subchannels.
• a 1X4 FLEX receiver receiving message #4 would decode block #0 and detect the message's address from the portion 2 of the block #0 and perhaps the message's vector from portion 3. Additionally, the receiver might decode block #1 and retrieve further vector information from portion 3. (Portion 1 of block #0 preferably contains Block Information Words). The 1X4 FLEX receiver would then decode blocks #2, #3 and #4 in sequence to extract its message.
• a 4X4 FLEX receiver receiving messages MSG5, MSG6, MSG7, and MSG8, would decode block #0 and block #1 to extract the address and vectors and then would decode the blocks from the start to end of the message based upon the vector information.
• This device would demodulate and decode data from multiple subchannels simultaneously as required based upon the subchannels used in transmission of the message.
• a single device could decode all the messages in FIG. 17 in a variety of sized segments (for example, 5 blocks).
• the device preferably has a receiver that decodes the addressing and vectoring information in blocks 1 and 2 in subchannel #0, then the message #3, along with portions of message #4 and portions of message #5, then message #1 along with more portions of message #4 and #5 and the beginning portions of message #6, then the remainder of message #2, with portions of message #4 and message #6 along with the remainder of message of #5.
• the remainder of messages #4 and #6 are decoded, and the entire message #7 is decoded. Additionally, a portion of message #8 is decoded.
• the remainder of message #8 is decoded by the receiver.
• the 8 messages can be so efficiently packed together because of the flexibility of the protocol which allows for mixing of protocols and "corner" commands to make room for single subchannel messages (pages) among multiple subchannel messages or pages.
• V - Vector Type v ⁇ v-Vo ono - HEX Vector Single Subcarrier b - Word Number of message start (1 - 511 Decimal ) y - Subchannel assigned m - 0 implies message is in this frame
• V - Vector Type V 3 V 2 V- L V Q mo - HEX Vector Multiple Subcarrier
• b - Word of message start b 10 b 9 -Subchannel, b ⁇ bgbs- Bock, b 4 b 3 b 2 b 1 b 0 - Word d - Number of additional corners in message field (6 bits/corner)
• n - Number of message words n ⁇ gng ⁇ ngn ⁇ n ⁇ no (1 to 511 Decimal )
• n 10 - n 4 are in message field.
• m - 0 implies message is in this frame
• Table 2 illustrates the formatting for a HEX/Binary message using the 4X4 Flex format, which requires the designation of a vector type (HEX/Binary, multiple subchannel), the location where the first Word of the message will begin including information detailing the subchannel, block, and specific Word within the block where the message will begin, the number of message words, and cornering information which further defines within a frame and block of information where a particular message will reside when it is decoded by the receiver.
• the cornering information as in the message start information, should include the subchannel location, block location, and in some cases the Word location. Note that there may be other more precise or more flexible methods within the scope and spirit of the present invention than using "corner" commands , but “corner" commands are an efficient compromise
• V - Vector Type v 3 v 2 v ;1 y 0 oioi - Alpha Vector Single Subcarrier b - Word Number of message start b 8 b 7 b 6 b 5 4 b 3 b 2 b 1 b 0 (1 - 511 Decimal ) y - Subchannel assigned m - 0 implies message is in this frame
• S 7 - S 1 contains the frame number, n - Num. of message words in this frame n 8 n 7 gn 5 n 4 n 3 2 n 1 n 0 (1 to 511 Decimal) s - Spares x - Std 4 bit Check Character
• Table 3 shows the formatting for a alphanumeric message using a 1X4 Flex format, which requires the designation of a vector type (alphanumeric, single subchannel), the Word number where the message will start, the number of message words in the particular frame, and the subchannel assigned.
• Table 4 illustrates the formatting for an alphanumeric message using the 4X4 Flex format, which requires the designation of a vector type (alphanumeric, multiple subchannel), the location where the first Word of the message will begin including information detailing the subchannel, block, and specific Word within the block where the message will begin, the number of message words, and cornering information which as before, further defines within a frame and block of information where a particular message will reside when it is decoded by the receiver.
• a vector type alphanumeric, multiple subchannel

Landscapes

• Engineering & Computer Science (AREA)
• Computer Networks & Wireless Communication (AREA)
• Signal Processing (AREA)
• Mobile Radio Communication Systems (AREA)

Applications Claiming Priority (3)

Publications (2)

Family

ID=22891198

Family Applications (1)

Country Status (6)

Families Citing this family (15)

Citations (2)

Family Cites Families (6)

• 1995
  • 1995-05-01 WO PCT/US1995/005377 patent/WO1995030316A1/en not_active Application Discontinuation
  • 1995-05-01 KR KR1019960706164A patent/KR970703088A/ko not_active Application Discontinuation
  • 1995-05-01 EP EP95918884A patent/EP0759256A4/de not_active Withdrawn
  • 1995-05-01 BR BR9507859A patent/BR9507859A/pt not_active Application Discontinuation
  • 1995-05-01 CN CN95193340.XA patent/CN1149375A/zh active Pending
  • 1995-05-01 CA CA002189150A patent/CA2189150A1/en not_active Abandoned

Patent Citations (2)

Non-Patent Citations (1)

Also Published As

Similar Documents

Legal Events