EP0744683B1 - Régulateur de tension à chute de tension constante - Google Patents

Régulateur de tension à chute de tension constante Download PDF

Info

Publication number
EP0744683B1
EP0744683B1 EP19950830216 EP95830216A EP0744683B1 EP 0744683 B1 EP0744683 B1 EP 0744683B1 EP 19950830216 EP19950830216 EP 19950830216 EP 95830216 A EP95830216 A EP 95830216A EP 0744683 B1 EP0744683 B1 EP 0744683B1
Authority
EP
European Patent Office
Prior art keywords
voltage
output
regulator
resistor
mosfet
Prior art date
Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
Expired - Lifetime
Application number
EP19950830216
Other languages
German (de)
English (en)
Other versions
EP0744683A1 (fr
Inventor
Antonio Rotta
Gianpaolo Montorfano
Current Assignee (The listed assignees may be inaccurate. Google has not performed a legal analysis and makes no representation or warranty as to the accuracy of the list.)
Bull HN Information Systems Italia SpA
Original Assignee
Bull HN Information Systems Italia SpA
Bull HN Information Systems Inc
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by Bull HN Information Systems Italia SpA, Bull HN Information Systems Inc filed Critical Bull HN Information Systems Italia SpA
Priority to DE1995608063 priority Critical patent/DE69508063T2/de
Priority to EP19950830216 priority patent/EP0744683B1/fr
Publication of EP0744683A1 publication Critical patent/EP0744683A1/fr
Application granted granted Critical
Publication of EP0744683B1 publication Critical patent/EP0744683B1/fr
Anticipated expiration legal-status Critical
Expired - Lifetime legal-status Critical Current

Links

Images

Classifications

    • G—PHYSICS
    • G05—CONTROLLING; REGULATING
    • G05F—SYSTEMS FOR REGULATING ELECTRIC OR MAGNETIC VARIABLES
    • G05F1/00—Automatic systems in which deviations of an electric quantity from one or more predetermined values are detected at the output of the system and fed back to a device within the system to restore the detected quantity to its predetermined value or values, i.e. retroactive systems
    • G05F1/10—Regulating voltage or current
    • G05F1/46—Regulating voltage or current wherein the variable actually regulated by the final control device is dc
    • G05F1/462—Regulating voltage or current wherein the variable actually regulated by the final control device is dc as a function of the requirements of the load, e.g. delay, temperature, specific voltage/current characteristic
    • G05F1/465—Internal voltage generators for integrated circuits, e.g. step down generators
    • G—PHYSICS
    • G05—CONTROLLING; REGULATING
    • G05F—SYSTEMS FOR REGULATING ELECTRIC OR MAGNETIC VARIABLES
    • G05F1/00—Automatic systems in which deviations of an electric quantity from one or more predetermined values are detected at the output of the system and fed back to a device within the system to restore the detected quantity to its predetermined value or values, i.e. retroactive systems
    • G05F1/10—Regulating voltage or current
    • G05F1/46—Regulating voltage or current wherein the variable actually regulated by the final control device is dc
    • G05F1/56—Regulating voltage or current wherein the variable actually regulated by the final control device is dc using semiconductor devices in series with the load as final control devices
    • G05F1/565—Regulating voltage or current wherein the variable actually regulated by the final control device is dc using semiconductor devices in series with the load as final control devices sensing a condition of the system or its load in addition to means responsive to deviations in the output of the system, e.g. current, voltage, power factor

Definitions

  • the present invention relates to a constant voltage drop voltage regulator, and in particular to a regulator for obtaining from a regulated supply voltage, whose regulation accuracy is retained, a voltage a fraction of a volt below the regulated voltage.
  • the technology of integrated circuits for data processing systems, in particular personal computers, is living a transition period in which, to provide high performance and increasingly higher operating frequencies, operating voltages are used which are set at non-standard values, in general operating voltages below 5V, which has long been standard for the supply voltage to integrated circuits with bipolar and CMOS technology.
  • a mixed solution is gaining acceptance wherein some components are supplied a first voltage and others are supplied a second voltage differring by fractions of a volt from the first.
  • the same component may be supplied two distinct voltages.
  • a typical value of the supply voltage in use today is 3.3V, but it is not infrequent for a voltage of 3.6V or 3.0V to be also used.
  • a first regulated voltage e.g. 5V
  • a central supply e.g. 5V
  • local DC/DC converters which generate the desired voltages of 3.6V, 3.3V, or else according to necessity.
  • Switching post regulators have also been proposed fed by a pulsed voltage.
  • a switching post regulator which is fed by a pulsed, alternate voltage of 5 V, obtained from a preregulator.
  • the voltage is fed to an LC network through a MOSFET transistor controlled to perform as pulse width modulation switch, synchronous with the supply voltage pulses.
  • This circuit cannot operate with a supply voltage lesser than 5 V because otherwise the MOSFET cannot be brought into saturation.
  • linear or more properly “series” regulators have been used where the primary supply voltage exceeds by at least one volt the secondary voltage sought.
  • a secondary voltage can be obtained which may be just a fraction of a volt lower, e.g. of 4.5V from 5V and 3.3V from 3.6V, and has the same characteristics of absolute precision of regulation and ripple as the primary voltage through broad ranges of load variation and without introducing any appreciable regulation errors and noise into the output voltage.
  • the MOSFET device is controlled by means detecting the voltage drop across the MOSFET (in practice, a fed-back differential amplifier) to generate a voltage signal related to the voltage drop and means comparing the voltage signal to a reference voltage (in practice, a second differential amplifier) to generate a control error signal applied to the control gate of the MOS device.
  • a fed-back differential amplifier to generate a voltage signal related to the voltage drop
  • a reference voltage in practice, a second differential amplifier
  • a voltage multiplier provides the voltage required to power the control circuits and bias the control gate of the MOSFET, even if the primary voltage available is on the order of few volts (2-5V). MOSFETs require, in fact, a bias voltage on the order of several volts.
  • a voltage regulator so constructed attains, even under a low load, a high conversion efficiency which is substantially equal to the ratio of the secondary voltage to the primary voltage, the power requirements of the control circuits being negligible.
  • the voltage regulator according to the present invention basically comprises:
  • the control circuit 5 amplifies the voltage received across the inputs 6, 7 and compares it to the reference voltage applied to the input 8 (and related to the output terminal 4).
  • the variation between the two voltages, as suitably amplified, is presented as an error signal on an output 10.
  • the voltage present on the output 10 is applied, via an output current limiter resistor 11, to the control gate of the MOSFET 1 and modulates the conductivity of the same according to the error.
  • the voltage drop across a MOSFET is resistive in nature and has a virtually null lower limit corresponding to an internal resistance (in MOSFETs for low voltages) on the order of ten milliohms.
  • the power supply of the control circuit which is to produce a control signal to the MOSFET at a level of positive voltage on the order of some volts (6-7), relative to the source electrode voltage of the MOSFET, is ensured by a conventional voltage multiplier circuit 12 being supplied the voltage V1.
  • the most appropriate multiplication ratio depends on the voltage V1; for example, if V1 is on the order of 3V (3.6 to 3V), a tripler is needed; if the voltage V1 is less than 3V, a quadrupler may be better.
  • An input capacitance 13 and output capacitance 14 of suitable value act as input and output voltage surge damping filters, contributing toward the regulating loop stability.
  • a diode 15 with the anode connected to the terminal 2 and the cathode connected to the terminal 4 provides power supply to the terminal 4 at a voltage equal to V1-VD (where, VD is the forward voltage drop across the diode 15) and precharge to the capacitance 14 during the starting up phase (Startup) of the supply system and the regulator.
  • This type of regulator allows a voltage V2 to be obtained between the terminal 4 and the conventional reference ground which is independent of the load, even with large variations of the same, between a minimum, practically of zero, and a maximum which is only limited by the power dissipable through the MOSFET 1.
  • the voltage V2 differs from the supply voltage V1 by a predetermined value enforced by the regulating circuit.
  • V2 has, in absolute value, the same precision characteristics as the voltage V1, and any variation in V1 reflects in V2.
  • Figure 2 shows in detail a wiring diagram of a preferred embodiment of the constant voltage drop voltage regulator.
  • the voltage multiplier 12 comprises am integrated circuit 23 commercially available as part MAX 861, four capacitances 16, 17, 18, 19, and three diodes 20, 21, 22, connected as shown in the Figure.
  • the integrated circuit which may be powered at a low voltage on the order of 3V, is supplied the voltage V1 and functions intrinsecally as a switch which periodically connects and disconnects one of its terminals, 24, from ground.
  • the two capacitances 16 and 18 are connected in parallel between the voltage V1 and ground and are charged at the voltage V1 (the capacitance 18 through the diode 21).
  • the two capacitances 16 and 18 are connected in series to each other and to the voltage V1 and a voltage of 3*V1 is present on the anode of the diode 22.
  • This voltage is applied to the capacitance 19 through the diode 22.
  • the capacitance 19 is then charged, by several close/open cycles of the switch to a value +VT very close to 3*V1 and available at an output terminal 25 of the voltage multiplier 12, as the auxiliary supply voltage of the control circuit 5.
  • the control circuit 5 comprises two differential amplifiers 26, 27, the resistors 28, 29, 30, 32 and two capacitances 33, 34.
  • the two amplifiers 26, 27 available in the form of a single integrated circuit as part LM 358 are supplied the voltage +VT generated by the voltage mulltiplier 12.
  • the non-inverting input of the amplifier 26 is connected to the terminal 2 via the resistor 28.
  • the inverting input is connected to the output terminal 4 of the constant voltage drop regulator via the resistor 29.
  • ⁇ V is the voltage applied to the inputs through the input resistors 28, 29, and corresponding to the drain-source voltage drop of the MOSFET 1
  • RF is the value of the resistor 30
  • R1 is the value of the resistor 29.
  • the capacitance 33 in parallel with the resistor 30 defines the amplifier cut off frequency and together with the capacitance 34, connected between the non-inverting input of the amplifier and ground ensures the regulating loop stability.
  • the output of the amplifier 26 is connected to the non-inverting input of the amplifier 27, which receives a reference voltage VREF on the inverting input.
  • the voltage VREF is generated by a Zener diode 9 with the anode connected to the source terminal of the MOSFET 1 and the cathode connected to the auxiliary supply voltage +VT through a resistor 31.
  • the gain A By suitably selecting the gain A, it becomes possible to obtain a suitable value A ⁇ V comparable to the Zener voltage of a Zener diode or equivalent device stable in temperature and on the order of 2.5-3V.
  • the error signal E1 can then vary practically between 0 and VT, as a function of very small variations of ⁇ V above or below a desired value, jointly defined by VZ/A.
  • the voltage of the error signal has adequate levels to control in a continuous manner the conductivity of the MOSFET such that the voltage drop ⁇ V is constant.
  • the regulating circuit described lends itself for an easy match of the voltage drop of the regulator to fill a variety of demands.
  • resistors R1 With a different value according to necessity and in the extreme to substitute an adjustable resistance potentiometer for a fixed value resistor (selected from R1 and RF).
  • the MOSFET 1 may be replaced by a plurality of MOSFET devices in parallel to increase the maximum power from the voltage regulator.
  • the gate electrodes of the MOSFETs are then connected to the emitter of the transistor, through a resistor of suitable value.
  • the Zener diode 9 may be replaced by a plurality of diodes in series, forward biased or by a reference voltage generating integrated circuit, such as the circuit known commercially as part TL431.
  • the collector is connected to the voltage source +VT and the emitter connected to ground and to the gate electrode of the MOSFETs through suitable resistors.
  • FIG. 3 shows by way of example a regulator which is similar to that shown in Figure 2 and incorporates some of the various modifications previously described, namely:
  • the collector is connected to the output terminal 4.
  • the base is connected to the output of the amplifier 27 via a resistor 54.

Landscapes

  • Engineering & Computer Science (AREA)
  • Physics & Mathematics (AREA)
  • Electromagnetism (AREA)
  • General Physics & Mathematics (AREA)
  • Radar, Positioning & Navigation (AREA)
  • Automation & Control Theory (AREA)
  • Microelectronics & Electronic Packaging (AREA)
  • Continuous-Control Power Sources That Use Transistors (AREA)

Claims (6)

  1. Régulateur de tension à chute de tension constante pour l'obtention, à partir d'une première tension régulée (V1) appliquée à une entrée (2) du régulateur, d'une deuxième tension (V2) inférieure à la première (V1) et qui en diffère d'une valeur prédéterminée, cette deuxième tension (V2) étant disponible à une sortie (4) du régulateur, comprenant :
    un transistor MOS (1) à canal du type N dont le drain est relié à l'entrée (2) et la source reliée à la sortie (4),
    un premier moyen (11, 32, 54, 50, 52) pour l'application d'un signal d'erreur à la grille du transistor MOS (1),
    un deuxième moyen (26) relié à l'entrée (2) et à la sortie (4) et produisant un signal de tension proportionnel à la chute de tension entre l'entrée et la sortie,
    un générateur de tension de référence (9) relative à la tension à la sortie (4), et
    un troisième moyen (27) relié au deuxième moyen (26) et au générateur de tension de référence (9) et produisant le signal d'erreur ayant une tension en relation avec l'erreur entre le signal de tension et la tension de référence (VREF).
  2. Régulateur de tension selon la revendication 1, dans lequel la première tension régulée est de l'ordre de quelques volts et la deuxième tension diffère de la première d'une fraction de volt, comprenant un multiplicateur de tension (12) qui est alimenté par la première tension (V1) et produit une tension auxiliaire (VT) multiple de celle-ci, le deuxième moyen (26), le troisième moyen (27) et le générateur de tension de référence (9) étant alimentés par cette tension auxiliaire (VT).
  3. Régulateur de tension selon la revendication 2, dans lequel le deuxième moyen (26) comprend un amplificateur opérationnel qui fonctionne en suiveur de tension à gain et à une entrée duquel est appliquée la chute de tension entre l'entrée (2) et la sortie (4), et le troisième moyen (27) comprend un amplificateur différentiel qui a une entrée inverseuse reliée au générateur de tension de référence (9) pour recevoir la tension de référence (VREF) et une entrée non inverseuse reliée à la sortie de l'amplificateur opérationnel.
  4. Régulateur de tension selon la revendication 3, dans lequel le premier moyen (11, 32, 54, 50, 52) comprend une résistance de limitation de courant qui relie la sortie de l'amplificateur différentiel à la grille du transistor MOS (1).
  5. Régulateur de tension selon la revendication 3, dans lequel le premier moyen (11, 32, 54, 50, 52) comprend un transistor du type PNP en montage émetteur-suiveur avec l'émetteur relié à la tension auxiliaire (VT) par l'intermédiaire d'une première résistance (51), le collecteur relié à la sortie (4) du régulateur et la base reliée par l'intermédiaire d'une deuxième résistance à la sortie de l'amplificateur différentiel, l'émetteur étant aussi relié par l'intermédiaire d'une troisième résistance à la grille du transistor MOS (1).
  6. Régulateur de tension selon la revendication 3, dans lequel le premier moyen comprend un transistor du type NPN en montage émetteur-suiveur avec le collecteur relié à la tension auxiliaire (VT), l'émetteur relié à la masse par l'intermédiaire d'une première résistance et la base reliée par l'intermédiaire d'une deuxième résistance à la sortie de l'amplificateur différentiel, l'émetteur étant aussi relié par l'intermédiaire d'une troisième résistance à la grille du transistor MOS.
EP19950830216 1995-05-22 1995-05-22 Régulateur de tension à chute de tension constante Expired - Lifetime EP0744683B1 (fr)

Priority Applications (2)

Application Number Priority Date Filing Date Title
DE1995608063 DE69508063T2 (de) 1995-05-22 1995-05-22 Konstantspannungsabfall-Spannungsregler
EP19950830216 EP0744683B1 (fr) 1995-05-22 1995-05-22 Régulateur de tension à chute de tension constante

Applications Claiming Priority (1)

Application Number Priority Date Filing Date Title
EP19950830216 EP0744683B1 (fr) 1995-05-22 1995-05-22 Régulateur de tension à chute de tension constante

Publications (2)

Publication Number Publication Date
EP0744683A1 EP0744683A1 (fr) 1996-11-27
EP0744683B1 true EP0744683B1 (fr) 1999-03-03

Family

ID=8221929

Family Applications (1)

Application Number Title Priority Date Filing Date
EP19950830216 Expired - Lifetime EP0744683B1 (fr) 1995-05-22 1995-05-22 Régulateur de tension à chute de tension constante

Country Status (2)

Country Link
EP (1) EP0744683B1 (fr)
DE (1) DE69508063T2 (fr)

Cited By (1)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US20120200270A1 (en) * 2009-10-20 2012-08-09 Energy Micro AS Ultra Low Power Regulator

Families Citing this family (4)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
DK175007B1 (da) 2002-09-16 2004-04-19 Scanpower V Ole Steen Seiersen Kredsløb og fremgangsmåde til forbindelse af et antal strømafgivende enheder til et fælles punkt
US8378658B2 (en) * 2010-06-25 2013-02-19 Micrel, Inc. Load swtch for removing high frequency ripple, noise and/or spikes while providing power to subsystems
CN109412433B (zh) * 2018-12-14 2023-10-24 中国电子科技集团公司第四十三研究所 一种适用于三路输出开关电源的线性调整电路及调整方法
DE102019135535A1 (de) * 2019-12-20 2021-06-24 Forschungszentrum Jülich GmbH Vorrichtung zum Bereitstellen einer geregelten Ausgangsspannung, Verwendung, Chip und Verfahren

Cited By (1)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US20120200270A1 (en) * 2009-10-20 2012-08-09 Energy Micro AS Ultra Low Power Regulator

Also Published As

Publication number Publication date
DE69508063T2 (de) 1999-08-05
DE69508063D1 (de) 1999-04-08
EP0744683A1 (fr) 1996-11-27

Similar Documents

Publication Publication Date Title
US6509722B2 (en) Dynamic input stage biasing for low quiescent current amplifiers
US6225857B1 (en) Non-inverting driver circuit for low-dropout voltage regulator
US6956429B1 (en) Low dropout regulator using gate modulated diode
US7285942B2 (en) Single-transistor-control low-dropout regulator
US5404053A (en) Circuit for controlling the maximum current in a MOS power transistor used for driving a load connected to earth
TW533644B (en) Semiconductor integrated circuit device and contact-less electronic device
EP0846996B1 (fr) Circuit de commande d'un transistor de puissance pour régulation de tension
US6522115B1 (en) Pulse-width-modulated DC-DC converter with a ramp generator
EP0415244A2 (fr) Générateur de rampe à compensation adaptatif pour les convertisseurs continu-continu en mode de courant
US9893618B2 (en) Voltage regulator with fast feedback
US5892355A (en) Current and voltage-sensing
GB2356991A (en) Frequency compensation for negative feedback amplifier for low drop-out voltage regulators
KR102605124B1 (ko) 증폭기 회로 및 증폭기 회로 내의 출력 전압 오버슈트 감소 방법
US4158804A (en) MOSFET Reference voltage circuit
EP0326968A1 (fr) Circuit d'attaque ayant des caractéristiques variables en fonction de la résistance de la charge
US20060097709A1 (en) Linear voltage regulator
CN115777089A (zh) 用于低压应用的低压差稳压器
US5488329A (en) Stabilized voltage generator circuit of the band-gap type
EP1523702A2 (fr) Chaine de reaction capacitive
EP0112443A1 (fr) Circuit générateur de tension de référence
EP0744683B1 (fr) Régulateur de tension à chute de tension constante
US5229708A (en) Integrable shunt regulator
JP2002051537A (ja) Ｄｃ／ｄｃコンバータ回路
US5825163A (en) DC-to-DC converter with low supply voltage
US6876249B2 (en) Circuit and method for a programmable reference voltage

Legal Events

Date Code Title Description
PUAI Public reference made under article 153(3) epc to a published international application that has entered the european phase

Free format text: ORIGINAL CODE: 0009012

17P Request for examination filed

Effective date: 19960322

AK Designated contracting states

Kind code of ref document: A1

Designated state(s): DE FR GB IT

GRAG Despatch of communication of intention to grant

Free format text: ORIGINAL CODE: EPIDOS AGRA

GRAG Despatch of communication of intention to grant

Free format text: ORIGINAL CODE: EPIDOS AGRA

RAP1 Party data changed (applicant data changed or rights of an application transferred)

Owner name: BULL HN INFORMATION SYSTEMS ITALIA S.P.A.

GRAG Despatch of communication of intention to grant

Free format text: ORIGINAL CODE: EPIDOS AGRA

GRAH Despatch of communication of intention to grant a patent

Free format text: ORIGINAL CODE: EPIDOS IGRA

GRAH Despatch of communication of intention to grant a patent

Free format text: ORIGINAL CODE: EPIDOS IGRA

GRAA (expected) grant

Free format text: ORIGINAL CODE: 0009210

AK Designated contracting states

Kind code of ref document: B1

Designated state(s): DE FR GB IT

REF Corresponds to:

Ref document number: 69508063

Country of ref document: DE

Date of ref document: 19990408

ITF It: translation for a ep patent filed
ET Fr: translation filed
PLBE No opposition filed within time limit

Free format text: ORIGINAL CODE: 0009261

STAA Information on the status of an ep patent application or granted ep patent

Free format text: STATUS: NO OPPOSITION FILED WITHIN TIME LIMIT

26N No opposition filed
PGFP Annual fee paid to national office [announced via postgrant information from national office to epo]

Ref country code: GB

Payment date: 20010427

Year of fee payment: 7

PGFP Annual fee paid to national office [announced via postgrant information from national office to epo]

Ref country code: DE

Payment date: 20010511

Year of fee payment: 7

PGFP Annual fee paid to national office [announced via postgrant information from national office to epo]

Ref country code: FR

Payment date: 20010525

Year of fee payment: 7

REG Reference to a national code

Ref country code: GB

Ref legal event code: IF02

PG25 Lapsed in a contracting state [announced via postgrant information from national office to epo]

Ref country code: GB

Free format text: LAPSE BECAUSE OF NON-PAYMENT OF DUE FEES

Effective date: 20020522

PG25 Lapsed in a contracting state [announced via postgrant information from national office to epo]

Ref country code: DE

Free format text: LAPSE BECAUSE OF NON-PAYMENT OF DUE FEES

Effective date: 20021203

GBPC Gb: european patent ceased through non-payment of renewal fee

Effective date: 20020522

PG25 Lapsed in a contracting state [announced via postgrant information from national office to epo]

Ref country code: FR

Free format text: LAPSE BECAUSE OF NON-PAYMENT OF DUE FEES

Effective date: 20030131

REG Reference to a national code

Ref country code: FR

Ref legal event code: ST

PG25 Lapsed in a contracting state [announced via postgrant information from national office to epo]

Ref country code: IT

Free format text: LAPSE BECAUSE OF NON-PAYMENT OF DUE FEES;WARNING: LAPSES OF ITALIAN PATENTS WITH EFFECTIVE DATE BEFORE 2007 MAY HAVE OCCURRED AT ANY TIME BEFORE 2007. THE CORRECT EFFECTIVE DATE MAY BE DIFFERENT FROM THE ONE RECORDED.

Effective date: 20050522