EP0744291B1 - Charge plate fabrication process - Google Patents
Charge plate fabrication process Download PDFInfo
- Publication number
- EP0744291B1 EP0744291B1 EP19960303398 EP96303398A EP0744291B1 EP 0744291 B1 EP0744291 B1 EP 0744291B1 EP 19960303398 EP19960303398 EP 19960303398 EP 96303398 A EP96303398 A EP 96303398A EP 0744291 B1 EP0744291 B1 EP 0744291B1
- Authority
- EP
- European Patent Office
- Prior art keywords
- charge plate
- charge
- fabricating
- substrate
- ceramic
- Prior art date
- Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
- Expired - Lifetime
Links
Images
Classifications
-
- B—PERFORMING OPERATIONS; TRANSPORTING
- B41—PRINTING; LINING MACHINES; TYPEWRITERS; STAMPS
- B41J—TYPEWRITERS; SELECTIVE PRINTING MECHANISMS, i.e. MECHANISMS PRINTING OTHERWISE THAN FROM A FORME; CORRECTION OF TYPOGRAPHICAL ERRORS
- B41J2/00—Typewriters or selective printing mechanisms characterised by the printing or marking process for which they are designed
- B41J2/005—Typewriters or selective printing mechanisms characterised by the printing or marking process for which they are designed characterised by bringing liquid or particles selectively into contact with a printing material
- B41J2/01—Ink jet
- B41J2/07—Ink jet characterised by jet control
- B41J2/075—Ink jet characterised by jet control for many-valued deflection
- B41J2/08—Ink jet characterised by jet control for many-valued deflection charge-control type
- B41J2/085—Charge means, e.g. electrodes
Definitions
- the present invention relates to binary continuous ink jet printers and, more particularly, to improved construction for the charge plate in such printers.
- electrically conductive ink is supplied under pressure to a manifold region that distributes the ink to a plurality of orifices, typically arranged in a linear array(s).
- the ink discharges from the orifices in filaments which break into droplet streams.
- Individual droplet streams are selectively charged to substantially two levels in the region of the break off from the filaments and charged drops are deflected from their normal trajectories. Either the deflected drops or the undeflected drops are caught and recirculated, and the other drops are allowed to proceed to a print medium.
- ink drops are charged by a charge plate having a plurality of charging electrodes along one edge, and a corresponding plurality of connecting leads along one surface.
- the edge of the charge plate having the charging electrodes is placed in close proximity to the break off point of the ink jet filaments, and charge is applied to the leads to induce charges in the drops as they break off from the filaments.
- 4,622,562 is employed to keep the charge plate slightly warmer than the surrounding environment.
- the catcher heater is an added component under the charge plate in the catcher. Fabrication of this added component into the printhead adds cost and complexity to the printhead.
- nickel is commonly used as the electroformed electrodes and as such, it is highly vulnerable to electrochemical etching during the operation of the printhead during the ink jet printing process. This is especially true of the bottom portion of the leads, those furthest from the 90° bend where ink tends to accumulate during the ink jet printing process.
- the present invention overcomes previous failures because in the subject method the patterning of the top and the edge are separated, which allows for more flexibility in manufacturing.
- a clever combination of new technologies allows fabrication of circuitry on the rear of the charge plate so that electronic chips to drive the charge leads can be mounted on the charge plate. This allows input to the charge plate over an electronic "bus" so that many charge leads can be driven from a few interconnections to external circuitry.
- the new technologies also allow integration of the charge plate heater onto the bottom of the charge plate.
- materials which are available for fabrication with the new techniques have a lower electrochemical etch rate.
- a method of fabricating a charge plate for an ink jet printer allows for fabrication by conventional methods. Initially, a ceramic charge plate substrate is provided, the substrate having an edge, a bottom and a top. The substrate is then edge printed to define a charging face on the edge of the ceramic charge plate substrate. The conductive path from the charging face to the top of the ceramic charge plate substrate is completed by top printing on the top surface to define a wrap around circuit. Part of the top circuit is patterning for the site on which the driver electronic chips will reside. In this case, the pattern consists of a number of small rectangular conducting areas or "pads" which surround the driver chip.
- the pads provide points to which connections can be made from the charge plate to the driver chip using suitable techniques which are known in the art, such as conventional wire bonding techniques, including gold wire ball bonding; flip chip attachment; ball grid array attachment, including micro ball grid array attachment; and tape automated bonding. Connections from the pads to the charging face and to the rear of the chip are also fabricated in this top patterning step. This patterning can be accomplished by any suitable method such as by a thick film process.
- the charge plate can be top patterned to connect top electrical connections to the front edge for charging and deflecting. When the conductive paths on the top of the ceramic charge plate substrate are completed, a second set of processes are used to form a region for two layer circuitry at the rear of the charge plate.
- a charge plate substrate 10 of Fig. 1 capable of being assembled into a charge plate assembly, is illustrated.
- the charge plate substrate 10 is preferably ceramic and fabricated from 96% aluminum oxide having a coefficient of thermal expansion (CTE) of 8.2x10 -6 /°C.
- a front edge 12 is substantially perpendicular with a top surface 14. The front surface is preferably flat to provide optimum charge.
- the ceramic substrate 10 of Fig. 1 is edge printed on its front edge 12 to define charge surfaces or charging face 16.
- the height of the front edge 12 is approximately 0.015 inches.
- the front edge 12 is substantially perpendicular to bottom surface 18.
- Chamfer 20 separates the front edge 12 and the bottom surface 18 with an approximately 45° surface, to provide clearance for drops deflected to the catcher.
- a small amount of ink can be purposely allowed to extend over to the top surface for improved electrical connection.
- the charge surfaces 16 are defined by passing thick film conductive ink through an opening in a screen, i.e., silk screen printing, and/or thin metal foil, i.e., stencil printing, using standard processes in the thick film processing art.
- Silk screening has the advantage of allowing for the creation of unusual patterns; while stenciling has the advantage of providing improved quality of printed lines and spaces without the wire mesh which can create problems when pushing ink through at high resolutions.
- a gold thick film paste such as commercially available DuPont 5715 Gold Thick Film Paste, is preferable over nickel because gold is more chemically inert than nickel.
- a conductive path is continued to top surface 14, to create a wrap around conductive path 22.
- these lines can be permitted to extend over the front edge. This creates an overlap from both the edge and the wrap around print that ensures good electrical connection around the edge.
- the wrap around 22 is also defined by thick film paste or printing techniques, such as printing, drying and firing steps.
- the present invention applies thick film processing to make the electrical connection between the top surface 14 and the charging face 16.
- Electrical connection from top surface 14 to the front surface 12 is achieved using the electrical connection wrap around process, which connects the front face electrical connections 16 to top electrical connections 22. This involves direct metal to metal diffusion during the step of firing, prior to the step of top patterning, and following the steps of printing and drying, of the substrate.
- top patterning 24 of the substrate is illustrated, subsequent to the steps of printing, drying, firing, and metal to metal diffusion, to create a charge plate.
- Top patterning of the substrate can be by any suitable means, such as use of Fodel photoimageable materials as described in Proceedings of the 1993 International Symposium On Microelectronics.
- Fodel technology is an extension of thick film paste technology, developed by combining inorganic components, metal powders, glass powders, metal oxides and refractory powders, used to make thick film dielectrics and conductors with the organic components, polymers, photoinitiators, monomers and stabilizers, used to make photoresist films for the printed wiring board industry. This combination results in photoimageable ceramic material that combines the well known reliability of ceramic materials with the ease of processing in conventional equipment, using mild aqueous chemistries, currently used in the printed wiring board industry.
- the Fodel process is a combination of the conventional thick film and printed wiring board processes.
- conventional thick or thin film processes and convention printed circuit board processes can be used independently or in any suitable combination to achieve the patterning of the charge plate of the present invention.
- the Fodel process is described herein for purposes of example only, and is not to be considered as limiting the invention.
- the Fodel process begins with the application of a photoactive paste, such as a commercially available Fodel paste, to the desired substrate by blank screen printing.
- a photoactive paste such as a commercially available Fodel paste
- the paste is allowed to level at room temperature and is then dried, for example at a temperature of 80°C. After drying, the paste is exposed in UV light (with a typical maximum wavelength of approximately 360 nm) through the appropriate photomask to form a latent image.
- the latent image in the materials is developed such as in a conveyorized, spray processor, for example using 1% aqueous Na 2 CO 3 solution.
- the developed paste is then fired by conventional thick film methods.
- the top patterned surface is coated with a material that has a high breakdown voltage and is pinhole free.
- a preferred material is a dielectric material which sinters to the top patterned surface to make a good dielectric coating.
- the dielectric coating may be any suitable dielectric such as commercially available DuPont 5704 Dielectric.
- thick film technology is a method for producing patterned circuity used in the electronics industry.
- the pattern is silkscreened onto a substrate, then dried and fired.
- the process starts with a suitable substrate that can withstand the temperatures that are necessary to sinter or "fire" the inks, such as a substrate comprising 96% aluminum oxide.
- Thick film inks are then silkscreened onto the substrate.
- various inks are available for different applications.
- certain conductive inks can be used to form conductive gold traces; a conductive ink that contains palladium-gold can be used as solderable points; a more resistive type of ink could be used to form resistive elements for an electronic circuit or perhaps a resistive type heater; a non-conductive or dielectric ink can be printed to provide a protective coating over a previously formed circuit or a barrier between two circuit layers.
- These inks mainly consist of three primary elements, including a binder constituent (referred to as frit), a print vehicle and a functional constituent.
- the next step is to fire the printed and dried substrate.
- the part is subjected to a specific temperature profile where the part is raised to and dwells at a temperature where all organic matter is burned off, for example, 500°C.
- the part is then subjected to a temperature where firing actually takes place, such as 850°C.
- 850°C the functional constituent is sintered into a layer of functional material.
- the frit sinters and partially diffuses into the substrate, thus providing a means to adhere the functional constituent to the substrate.
- the temperature is lowered. Additional layers can be placed on top of each other and would follow the same process.
- ceramic substrate layer 26 is edge printed with edge print layer 28, such as a gold thick film.
- a wrap around layer 30 is then applied, which may be any suitable material such as gold thick film.
- a fine line circuity layer 32 is formed using the Fodel process. This layer provides a connecting path between charge driver chips 34 and charge electrodes on edge print 28.
- a ground plane circuity 36 is then applied to provide an electrical ground path between the connector 38 and the driver chips 34.
- These two separate layers are then coated with a dielectric layer 40 which sinters to the top of the patterned surfaces and makes a good electrically insulated coating.
- the control circuity layer 42 provides a path for power, control and data signals between the connector 38 and the driver chips 34.
- Fig. 6 there is illustrated a block diagram showing the functional relationships between the various layers on the charge plate and connection to supporting electronics remote from the charge plate.
- power, control and data lines 44, 46, 48, respectively, are connected to power supplies 50, print controller 52 and print data generator 54, respectively, through the connector 38.
- a second dielectric coating 56 is applied to protect the control circuity as well as to provide a second coating over the fine line circuity 32. It is important that the dielectric coating be free of voids in the area of the fine line circuitry. Otherwise, conductive ink used in the ink-jet printing process could provide a conductive path between two adjacent traces and cause an electrical short which could lead to component failure.
- the driver chips 34 are silicon devices that accept logic level data in a serial fashion, then latch those signals and output the same data in parallel, but with much higher voltage potential. Logic levels are typically 0 and 12 volts dc. The output voltages can range from 60 to 180 volts dc.
- the input channels of the driver chips 34 are connected to the ground plane 36 and the control circuity 42 by suitable means such as gold wire ball bonding.
- the output channels of the driver chips 34 are connected to the fine line circuity 32, also by suitable means such as gold wire ball bonding.
- An epoxy or other suitable material is used to cover the chips and the wire bonds, to protect the chips and wire bonds from the environment.
- connector 38 is applied through standard surface mount soldering techniques.
- a solderable metal layer provides pads where the connector is soldered on, and small holes in the back are plated through to create conductive vias from the top surface to the bottom surface. This provides an electrical path from the top to the bottom of the charge plate, and to a resistive charge plate heater.
- the resistive charge plate heater comprised of resistive layer 58 and heater circuit layer 60, is integrated onto the bottom surface also using thick film technology.
- the heater circuit 60 is applied using the solderable ink and provide, the conductive path between the vias and the heater layer 58.
- the heater layer 58 is then applied using resistive inks. The shape and thickness of this layer determines the resistance desired.
- the top patterned fine line circuitry layer 32 provides the conductive path between the wrap around pattern and the output of the driver chip. This layer includes pads used in the wire bonding operation.
- Ground plane circuitry layer 36 provides a conductive path for the ground signals between the driver chips and a surface mount connector. The top patterned surface is coated with dielectric layer 40 which sinters to the top patterned surface to make a good dielectric coating.
- Control circuitry layer 42 provides a conductive path between the connector and driver chips before second dielectric layer 56 is applied.
- Charge driver components indicated as layer 34 and surface mounted connector 38 provide a connection between the controller and data source.
- a resistive charge plate heater comprised of resistor layer 58 and heater circuitry layer 60, is integrated onto the bottom of the charge plate, indicated as reference number 62 in Fig. 6.
- the present invention is useful in the field of ink jet printing, and has the advantage of allowing for direct formation of a charge face. This provides the advantage of simplification of charge plate fabrication. Once the wrap around is complete, top patterning of the charge plate can be achieved by a variety of techniques such as etchable thick film process, traditional thin film process, hybridization of thick and thin film processes, and photoimageable thick film techniques. The inclusion of driver chips provides the advantage of reducing the size of the interconnect.
Landscapes
- Particle Formation And Scattering Control In Inkjet Printers (AREA)
Description
- The present invention relates to binary continuous ink jet printers and, more particularly, to improved construction for the charge plate in such printers.
- In continuous ink jet printing, electrically conductive ink is supplied under pressure to a manifold region that distributes the ink to a plurality of orifices, typically arranged in a linear array(s). The ink discharges from the orifices in filaments which break into droplet streams. Individual droplet streams are selectively charged to substantially two levels in the region of the break off from the filaments and charged drops are deflected from their normal trajectories. Either the deflected drops or the undeflected drops are caught and recirculated, and the other drops are allowed to proceed to a print medium.
- In binary continuous ink jet, ink drops are charged by a charge plate having a plurality of charging electrodes along one edge, and a corresponding plurality of connecting leads along one surface. The edge of the charge plate having the charging electrodes is placed in close proximity to the break off point of the ink jet filaments, and charge is applied to the leads to induce charges in the drops as they break off from the filaments.
- In U.S. Patent No. 4,560,991, issued December 24, 1985, to W. Schutrum, one method of fabricating a charge plate is described. The charge plate taught by Schutrum is fabricated by electro-depositing the charging electrodes and leads on a flat sheet of etchable material, such as copper foil, to form a so-called "coupon." The coupon is bent in a jig at approximately a 90°angle. The leads are then bonded to a dielectric material, such as aluminum oxide, and then the etchable substrate is removed by chemical etching. Such a charge plate fabrication method is a "lead transfer" method, in which the formation of electrodes on an etchable substrate is required.
- Another "lead transfer" charge plate fabrication method is described in commonly assigned US-A-5 512 117, issued April 18, 1994, which also requires the formation of electrodes on an etchable substrate. This electroformed coupon is then bent at approximately 90 degrees, bonded to a dielectric material, such as aluminum oxide, and then the etchable substrate is removed by chemical etching.
- Unfortunately, several problems exist with prior art charge plate fabrication techniques, such as the complexity of fabrication stemming from the relatively large number of manufacturing steps required to make a usable charge plate, as well as the cost associated with these manufacturing steps. There is also a loss of precision related to the lead transfer process, as the leads tend to move slightly when the substrate is etched away. As the spatial distance between jets is decreased, there is an increasing problem with connections to external circuitry. For example, standard electronic connection technology can make approximately 20 electrical connections per linear inch of connector. More exotic technology can make reliable connections at 100 connections per inch. It is desired to have several hundred charge leads per inch in a modern ink jet printer. Currently, this is accomplished by "fanning out" the leads from the front edge of the charge plate to a longer connection area in the part of the charge plate away from the ink jet process. For example, a one inch wide printhead with 300 jets per inch requires at least three inches of connector space which must be provided at the rear of the charge plate. It is seen that this results in a charge plate and an ink jet printhead which is much larger than the desired small size. Another problem with the current charge plate fabrication technology relates to condensation on the charge plate during the operation of the printhead. Since the charge plate operates in a 100% relative humidity environment, water tends to condense on the charge plate. To avoid this problem, a heater as taught in U. S. Patent No. 4,622,562 is employed to keep the charge plate slightly warmer than the surrounding environment. In the present art as taught in the Schutrum patent, 4,660,991, the catcher heater is an added component under the charge plate in the catcher. Fabrication of this added component into the printhead adds cost and complexity to the printhead. Finally, nickel is commonly used as the electroformed electrodes and as such, it is highly vulnerable to electrochemical etching during the operation of the printhead during the ink jet printing process. This is especially true of the bottom portion of the leads, those furthest from the 90° bend where ink tends to accumulate during the ink jet printing process.
- It is seen then that there exists a need for an improved charge plate fabrication which overcomes the problems associated with the prior art.
- This need is met by the integrated charge plate and electronic driver fabrication process according to the present invention, wherein the charge plate fabrication technique allows for fabrication by conventional methods, such as thin film and thick film patterning, and integration of the driver electronics onto the charge plate. Past efforts to utilize these methods failed for several reasons. First, electronic driver chips which could withstand the high voltages required for the ink jet process were not available. Second, processes to make the circuitry required on the charge plate were not available at the spatial resolution required. Finally, the techniques required for making a charge lead which extended around a 90°angle were not available due to the inability to pattern over an edge. Although a chip-on-charge plate could be fabricated using the lead transfer method, this approach has limitations.
- The present invention overcomes previous failures because in the subject method the patterning of the top and the edge are separated, which allows for more flexibility in manufacturing. A clever combination of new technologies allows fabrication of circuitry on the rear of the charge plate so that electronic chips to drive the charge leads can be mounted on the charge plate. This allows input to the charge plate over an electronic "bus" so that many charge leads can be driven from a few interconnections to external circuitry. The new technologies also allow integration of the charge plate heater onto the bottom of the charge plate. In addition, materials which are available for fabrication with the new techniques have a lower electrochemical etch rate.
- In accordance with one aspect of the present invention, a method of fabricating a charge plate for an ink jet printer allows for fabrication by conventional methods. Initially, a ceramic charge plate substrate is provided, the substrate having an edge, a bottom and a top. The substrate is then edge printed to define a charging face on the edge of the ceramic charge plate substrate. The conductive path from the charging face to the top of the ceramic charge plate substrate is completed by top printing on the top surface to define a wrap around circuit. Part of the top circuit is patterning for the site on which the driver electronic chips will reside. In this case, the pattern consists of a number of small rectangular conducting areas or "pads" which surround the driver chip. The pads provide points to which connections can be made from the charge plate to the driver chip using suitable techniques which are known in the art, such as conventional wire bonding techniques, including gold wire ball bonding; flip chip attachment; ball grid array attachment, including micro ball grid array attachment; and tape automated bonding. Connections from the pads to the charging face and to the rear of the chip are also fabricated in this top patterning step. This patterning can be accomplished by any suitable method such as by a thick film process. The charge plate can be top patterned to connect top electrical connections to the front edge for charging and deflecting. When the conductive paths on the top of the ceramic charge plate substrate are completed, a second set of processes are used to form a region for two layer circuitry at the rear of the charge plate. For example, there is a need for an electrical grounding beneath the electrical traces bringing power and logic signals into the driver chips. Via holes through the charge plate are also fabricated so that thick film circuit technology can be used to create a resistive charge plate heater on the bottom of the charge plate.
- Accordingly, it is an object of the present invention to provide a charge plate wherein inclusion of driver chips reduces the size of the interconnect. It is also an object of the present invention to provide a charge plate wherein fabrication by conventional methods, such as thick film and thin film patterning, is allowed. It is a further object of the present invention to provide such a charge plate fabrication method which overcomes previous attempts at similar fabrication by separating the patterning of the top and the edge, or front face, of the charge plate. It is a further object to use thick film circuit technology to create a connection for a standard connector on the back edge of the charge plate, to provide circuitry required for electrical isolation of the drive chip. It is a further object to integrate a resistive charge plate heater onto the bottom of the charge plate. Finally, it is an object of the present invention to allow for more flexibility in manufacturing.
- Other objects and advantages of the invention will be apparent from the following description, the accompanying drawings and the appended claims.
-
- Fig. 1 is a perspective view of a charge plate substrate;
- Fig. 2 is a perspective view of a ceramic substrate, edge printed in accordance with the present invention;
- Fig. 3 is a perspective view illustrating a wrap around conductive path on the edge printed substrate of Fig. 2;
- Fig. 4 is a perspective view illustrating top patterning of the view in Fig. 3;
- Fig. 5 is an exploded view illustrating the layers of the charge plate fabricated in accordance with the present invention; and
- Fig. 6 is a block diagram illustrating the power, ground, control and data interfaces to the charge plate of Fig. 1.
-
- Referring to the drawings, a
charge plate substrate 10 of Fig. 1, capable of being assembled into a charge plate assembly, is illustrated. Thecharge plate substrate 10 is preferably ceramic and fabricated from 96% aluminum oxide having a coefficient of thermal expansion (CTE) of 8.2x10-6/°C. Afront edge 12 is substantially perpendicular with atop surface 14. The front surface is preferably flat to provide optimum charge. - Referring now to Fig. 2, initially the
ceramic substrate 10 of Fig. 1 is edge printed on itsfront edge 12 to define charge surfaces or chargingface 16. In a preferred embodiment of the present invention, the height of thefront edge 12 is approximately 0.015 inches. Thefront edge 12 is substantially perpendicular tobottom surface 18.Chamfer 20 separates thefront edge 12 and thebottom surface 18 with an approximately 45° surface, to provide clearance for drops deflected to the catcher. - In a preferred embodiment of the present invention, during edge print a small amount of ink can be purposely allowed to extend over to the top surface for improved electrical connection. The charge surfaces 16 are defined by passing thick film conductive ink through an opening in a screen, i.e., silk screen printing, and/or thin metal foil, i.e., stencil printing, using standard processes in the thick film processing art. Silk screening has the advantage of allowing for the creation of unusual patterns; while stenciling has the advantage of providing improved quality of printed lines and spaces without the wire mesh which can create problems when pushing ink through at high resolutions. A gold thick film paste, such as commercially available DuPont 5715 Gold Thick Film Paste, is preferable over nickel because gold is more chemically inert than nickel.
- Referring now to Fig. 3, subsequent to defining the charge surfaces 16, a conductive path is continued to
top surface 14, to create a wrap aroundconductive path 22. During wrap around, in a preferred embodiment of the present invention, these lines can be permitted to extend over the front edge. This creates an overlap from both the edge and the wrap around print that ensures good electrical connection around the edge. - The wrap around 22 is also defined by thick film paste or printing techniques, such as printing, drying and firing steps. Hence, the present invention applies thick film processing to make the electrical connection between the
top surface 14 and the chargingface 16. Electrical connection fromtop surface 14 to thefront surface 12 is achieved using the electrical connection wrap around process, which connects the front faceelectrical connections 16 to topelectrical connections 22. This involves direct metal to metal diffusion during the step of firing, prior to the step of top patterning, and following the steps of printing and drying, of the substrate. - Referring now to Fig. 4,
top patterning 24 of the substrate is illustrated, subsequent to the steps of printing, drying, firing, and metal to metal diffusion, to create a charge plate. Top patterning of the substrate can be by any suitable means, such as use of Fodel photoimageable materials as described in Proceedings of the 1993 International Symposium On Microelectronics. Fodel technology is an extension of thick film paste technology, developed by combining inorganic components, metal powders, glass powders, metal oxides and refractory powders, used to make thick film dielectrics and conductors with the organic components, polymers, photoinitiators, monomers and stabilizers, used to make photoresist films for the printed wiring board industry. This combination results in photoimageable ceramic material that combines the well known reliability of ceramic materials with the ease of processing in conventional equipment, using mild aqueous chemistries, currently used in the printed wiring board industry. - The Fodel process, like the component materials, is a combination of the conventional thick film and printed wiring board processes. As will be obvious to those skilled in the art, conventional thick or thin film processes and convention printed circuit board processes can be used independently or in any suitable combination to achieve the patterning of the charge plate of the present invention. The Fodel process is described herein for purposes of example only, and is not to be considered as limiting the invention.
- The Fodel process begins with the application of a photoactive paste, such as a commercially available Fodel paste, to the desired substrate by blank screen printing. The paste is allowed to level at room temperature and is then dried, for example at a temperature of 80°C. After drying, the paste is exposed in UV light (with a typical maximum wavelength of approximately 360 nm) through the appropriate photomask to form a latent image. Following exposure, the latent image in the materials is developed such as in a conveyorized, spray processor, for example using 1% aqueous Na2CO3 solution. The developed paste is then fired by conventional thick film methods.
- After the top patterning process illustrated in Fig. 4, the top patterned surface is coated with a material that has a high breakdown voltage and is pinhole free. A preferred material is a dielectric material which sinters to the top patterned surface to make a good dielectric coating. The dielectric coating may be any suitable dielectric such as commercially available DuPont 5704 Dielectric.
- As is well known in the art, thick film technology is a method for producing patterned circuity used in the electronics industry. The pattern is silkscreened onto a substrate, then dried and fired. The process starts with a suitable substrate that can withstand the temperatures that are necessary to sinter or "fire" the inks, such as a substrate comprising 96% aluminum oxide. Thick film inks are then silkscreened onto the substrate. Of course, various inks are available for different applications. For example, certain conductive inks can be used to form conductive gold traces; a conductive ink that contains palladium-gold can be used as solderable points; a more resistive type of ink could be used to form resistive elements for an electronic circuit or perhaps a resistive type heater; a non-conductive or dielectric ink can be printed to provide a protective coating over a previously formed circuit or a barrier between two circuit layers. These inks mainly consist of three primary elements, including a binder constituent (referred to as frit), a print vehicle and a functional constituent. Once the ink is silkscreened onto the substrate it is sent through a drying furnace where the temperature reaches approximately, for example, 150°C, for the purpose of evaporating all solvents. The next step is to fire the printed and dried substrate. The part is subjected to a specific temperature profile where the part is raised to and dwells at a temperature where all organic matter is burned off, for example, 500°C. The part is then subjected to a temperature where firing actually takes place, such as 850°C. At 850°C the functional constituent is sintered into a layer of functional material. Likewise, the frit sinters and partially diffuses into the substrate, thus providing a means to adhere the functional constituent to the substrate. Finally, the temperature is lowered. Additional layers can be placed on top of each other and would follow the same process.
- Referring now to Fig. 5, ceramic substrate layer 26 is edge printed with
edge print layer 28, such as a gold thick film. A wrap aroundlayer 30 is then applied, which may be any suitable material such as gold thick film. A fineline circuity layer 32 is formed using the Fodel process. This layer provides a connecting path betweencharge driver chips 34 and charge electrodes onedge print 28. Aground plane circuity 36 is then applied to provide an electrical ground path between theconnector 38 and the driver chips 34. These two separate layers are then coated with adielectric layer 40 which sinters to the top of the patterned surfaces and makes a good electrically insulated coating. Thecontrol circuity layer 42 provides a path for power, control and data signals between theconnector 38 and the driver chips 34. - Referring now to Fig. 6, there is illustrated a block diagram showing the functional relationships between the various layers on the charge plate and connection to supporting electronics remote from the charge plate. In Fig. 6, power, control and
data lines power supplies 50,print controller 52 andprint data generator 54, respectively, through theconnector 38. - Referring back to Fig. 5, a second
dielectric coating 56 is applied to protect the control circuity as well as to provide a second coating over thefine line circuity 32. It is important that the dielectric coating be free of voids in the area of the fine line circuitry. Otherwise, conductive ink used in the ink-jet printing process could provide a conductive path between two adjacent traces and cause an electrical short which could lead to component failure. - Continuing with Figs. 5 and 6, the driver chips 34 are silicon devices that accept logic level data in a serial fashion, then latch those signals and output the same data in parallel, but with much higher voltage potential. Logic levels are typically 0 and 12 volts dc. The output voltages can range from 60 to 180 volts dc. The input channels of the driver chips 34 are connected to the
ground plane 36 and thecontrol circuity 42 by suitable means such as gold wire ball bonding. The output channels of the driver chips 34 are connected to thefine line circuity 32, also by suitable means such as gold wire ball bonding. An epoxy or other suitable material is used to cover the chips and the wire bonds, to protect the chips and wire bonds from the environment. - Continuing with Figs. 5 and 6,
connector 38 is applied through standard surface mount soldering techniques. A solderable metal layer provides pads where the connector is soldered on, and small holes in the back are plated through to create conductive vias from the top surface to the bottom surface. This provides an electrical path from the top to the bottom of the charge plate, and to a resistive charge plate heater. The resistive charge plate heater, comprised ofresistive layer 58 andheater circuit layer 60, is integrated onto the bottom surface also using thick film technology. Theheater circuit 60 is applied using the solderable ink and provide, the conductive path between the vias and theheater layer 58. Theheater layer 58 is then applied using resistive inks. The shape and thickness of this layer determines the resistance desired. - The top patterned fine
line circuitry layer 32 provides the conductive path between the wrap around pattern and the output of the driver chip. This layer includes pads used in the wire bonding operation. Groundplane circuitry layer 36 provides a conductive path for the ground signals between the driver chips and a surface mount connector. The top patterned surface is coated withdielectric layer 40 which sinters to the top patterned surface to make a good dielectric coating.Control circuitry layer 42 provides a conductive path between the connector and driver chips before seconddielectric layer 56 is applied. Charge driver components indicated aslayer 34 and surface mountedconnector 38 provide a connection between the controller and data source. A resistive charge plate heater, comprised ofresistor layer 58 andheater circuitry layer 60, is integrated onto the bottom of the charge plate, indicated asreference number 62 in Fig. 6. - Separating the patterning of the top surface and the front surface, in accordance with the present invention, allows for more flexibility in manufacturing, in that it allows different materials to be used. As will be obvious to those skilled in the art, changing the material of the charge surfaces changes the electrical properties. With the present invention, different materials can be selected to achieve the overall desired electrical and electro-chemical properties.
- The present invention is useful in the field of ink jet printing, and has the advantage of allowing for direct formation of a charge face. This provides the advantage of simplification of charge plate fabrication. Once the wrap around is complete, top patterning of the charge plate can be achieved by a variety of techniques such as etchable thick film process, traditional thin film process, hybridization of thick and thin film processes, and photoimageable thick film techniques. The inclusion of driver chips provides the advantage of reducing the size of the interconnect.
- Having described the invention in detail and by reference to the preferred embodiment thereof, it will be apparent that other modifications and variations are possible without departing from the scope of the invention defined in the appended claims.
Claims (10)
- A method of fabricating a charge plate for an ink jet printer comprising the steps of:a. providing a ceramic charge plate substrate having an edge, a top, and a bottom;b. edge printing the ceramic charge plate substrate to define a charging face on the edge of the ceramic charge plate substrate;c. completing a conductive path from the charging face to the top of the ceramic charge plate substrate to create a charge plate;d. providing charge drivers on the charge plate top surface;e. top patterning the charge plate to allow an electrical connection from the charge drivers to the charge plate; andf. coating the top patterned surface with a dielectric material.
- A method of fabricating a charge plate as claimed in claim 1 further comprising the step of completing a conductive path from the top surface to the bottom surface through conductive vias.
- A method of fabricating a charge plate as claimed in claim 1 further comprising the step of patterning the bottom surface to allow for a resistive catcher heater.
- A method of fabricating a charge plate as claimed in claim 1 further comprising the step of providing a connector for control signals.
- A method of fabricating a charge plate as claimed in claim 4 further comprising the step of providing a conductive path from the charge drivers to the connector.
- A method of fabricating a charge plate as claimed in claim 1 further comprising the step of providing electrical connections from the charge plate to the charge drivers by gold wire ball bonding.
- A method of fabricating a charge plate as claimed in claim 1 wherein the ceramic charge plate substrate comprises 96% aluminum oxide.
- A method of fabricating a charge plate as claimed in claim 1 further comprising the step of forming electrodes on an etchable substrate associated with the ceramic charge plate substrate.
- A method of fabricating a charge plate as claimed in claim 1 further comprising the step of providing a chamfer to separate the edge and the bottom.
- A method of fabricating a charge plate as claimed in claim 9 wherein the chamfer comprises a non-conductive surface.
Applications Claiming Priority (2)
Application Number | Priority Date | Filing Date | Title |
---|---|---|---|
US45123295A | 1995-05-26 | 1995-05-26 | |
US451232 | 1995-05-26 |
Publications (3)
Publication Number | Publication Date |
---|---|
EP0744291A2 EP0744291A2 (en) | 1996-11-27 |
EP0744291A3 EP0744291A3 (en) | 1998-03-04 |
EP0744291B1 true EP0744291B1 (en) | 2000-07-12 |
Family
ID=23791363
Family Applications (1)
Application Number | Title | Priority Date | Filing Date |
---|---|---|---|
EP19960303398 Expired - Lifetime EP0744291B1 (en) | 1995-05-26 | 1996-05-14 | Charge plate fabrication process |
Country Status (4)
Country | Link |
---|---|
EP (1) | EP0744291B1 (en) |
JP (1) | JP3945838B2 (en) |
CA (1) | CA2177052A1 (en) |
DE (1) | DE69609248T2 (en) |
Families Citing this family (7)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
EP0771655B1 (en) * | 1995-10-31 | 2002-09-25 | SCITEX DIGITAL PRINTING, Inc. | Short detection circuit for ink jet printer |
FR2763870B1 (en) | 1997-06-03 | 1999-08-20 | Imaje Sa | ELECTRICALLY CONDUCTIVE LIQUID SPRAY CONTROL SYSTEM |
JP4552241B2 (en) * | 1999-09-24 | 2010-09-29 | ブラザー工業株式会社 | Inkjet head manufacturing method |
EP1396342A1 (en) * | 2002-09-06 | 2004-03-10 | Domino Printing Sciences Plc | Charge electrode for continuous inkjet printer |
US6951778B2 (en) * | 2002-10-31 | 2005-10-04 | Hewlett-Packard Development Company, L.P. | Edge-sealed substrates and methods for effecting the same |
US20060082620A1 (en) | 2004-10-15 | 2006-04-20 | Eastman Kodak Company | Charge plate fabrication technique |
US7204020B2 (en) | 2004-10-15 | 2007-04-17 | Eastman Kodak Company | Method for fabricating a charge plate for an inkjet printhead |
Family Cites Families (5)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
US4223321A (en) * | 1979-04-30 | 1980-09-16 | The Mead Corporation | Planar-faced electrode for ink jet printer and method of manufacture |
DE3480073D1 (en) * | 1983-07-27 | 1989-11-16 | Eastman Kodak Co | A charge electrode structure for ink jet printers, and a method of fabricating the same |
US4622562A (en) * | 1985-04-12 | 1986-11-11 | Eastman Kodak Company | Ink jet printhead multi-component heating |
US5459500A (en) * | 1992-03-25 | 1995-10-17 | Scitex Digital Printing, Inc. | Charge plate connectors and method of making |
EP0613778B1 (en) * | 1993-03-01 | 1998-06-10 | SCITEX DIGITAL PRINTING, Inc. | Passivation layer for ceramic based charge plates |
-
1996
- 1996-05-14 DE DE1996609248 patent/DE69609248T2/en not_active Expired - Lifetime
- 1996-05-14 EP EP19960303398 patent/EP0744291B1/en not_active Expired - Lifetime
- 1996-05-21 CA CA 2177052 patent/CA2177052A1/en not_active Abandoned
- 1996-05-27 JP JP13212096A patent/JP3945838B2/en not_active Expired - Fee Related
Also Published As
Publication number | Publication date |
---|---|
EP0744291A2 (en) | 1996-11-27 |
DE69609248T2 (en) | 2001-03-08 |
DE69609248D1 (en) | 2000-08-17 |
EP0744291A3 (en) | 1998-03-04 |
JPH0999561A (en) | 1997-04-15 |
JP3945838B2 (en) | 2007-07-18 |
CA2177052A1 (en) | 1996-11-27 |
Similar Documents
Publication | Publication Date | Title |
---|---|---|
US5322594A (en) | Manufacture of a one piece full width ink jet printing bar | |
KR0155877B1 (en) | Multi layer circuit board and manufacturing method of the same | |
KR100754712B1 (en) | Power core devices and methods of making thereof | |
US20030150101A1 (en) | Printed circuit board with buried resistor and manufacturing method thereof | |
US20040020690A1 (en) | Via connector and method of making same | |
JPH11274671A (en) | Electric circuit, its manufacture and manufacture device thereof | |
GB1587739A (en) | Charge plate for ink jet printers | |
US5937494A (en) | Method for assembling an ink-jet pen having a double-sided electrical interconnect flexible circuit | |
EP0744291B1 (en) | Charge plate fabrication process | |
US6303881B1 (en) | Via connector and method of making same | |
US4689638A (en) | Thermal recording head and process for manufacturing wiring substrate therefor | |
EP0744290B1 (en) | Charge plate fabrication process | |
EP0416898B1 (en) | Thick film substrate with highly thermally conductive metal base | |
JP3957342B2 (en) | Manufacturing method of charge plate | |
US4990935A (en) | Thermal head | |
JP3824246B2 (en) | Manufacturing method of thermal head | |
JP2547861B2 (en) | Method of manufacturing thermal head | |
KR20060109064A (en) | Printed circuit board and manufacturing method thereof | |
JPS59111385A (en) | Method of producing electronic circuit board | |
JPS60112461A (en) | Thermal head and manufacture thereof | |
JP2528436B2 (en) | Manufacturing method of circuit board device | |
JPH08255969A (en) | Printed-circuit board device | |
JPH1154918A (en) | Thick-film multilayered circuit board and its manufacture | |
Bender et al. | Higher density using diffusion patterned vias and fine line printing | |
JP2000133505A (en) | Manufacture of wiring board with resistor |
Legal Events
Date | Code | Title | Description |
---|---|---|---|
PUAI | Public reference made under article 153(3) epc to a published international application that has entered the european phase |
Free format text: ORIGINAL CODE: 0009012 |
|
AK | Designated contracting states |
Kind code of ref document: A2 Designated state(s): DE FR GB |
|
17P | Request for examination filed |
Effective date: 19961125 |
|
PUAL | Search report despatched |
Free format text: ORIGINAL CODE: 0009013 |
|
AK | Designated contracting states |
Kind code of ref document: A3 Designated state(s): DE FR GB |
|
GRAG | Despatch of communication of intention to grant |
Free format text: ORIGINAL CODE: EPIDOS AGRA |
|
17Q | First examination report despatched |
Effective date: 19990831 |
|
GRAG | Despatch of communication of intention to grant |
Free format text: ORIGINAL CODE: EPIDOS AGRA |
|
GRAH | Despatch of communication of intention to grant a patent |
Free format text: ORIGINAL CODE: EPIDOS IGRA |
|
GRAH | Despatch of communication of intention to grant a patent |
Free format text: ORIGINAL CODE: EPIDOS IGRA |
|
GRAA | (expected) grant |
Free format text: ORIGINAL CODE: 0009210 |
|
AK | Designated contracting states |
Kind code of ref document: B1 Designated state(s): DE FR GB |
|
REF | Corresponds to: |
Ref document number: 69609248 Country of ref document: DE Date of ref document: 20000817 |
|
ET | Fr: translation filed | ||
PLBE | No opposition filed within time limit |
Free format text: ORIGINAL CODE: 0009261 |
|
STAA | Information on the status of an ep patent application or granted ep patent |
Free format text: STATUS: NO OPPOSITION FILED WITHIN TIME LIMIT |
|
26N | No opposition filed | ||
REG | Reference to a national code |
Ref country code: GB Ref legal event code: IF02 |
|
REG | Reference to a national code |
Ref country code: GB Ref legal event code: 732E |
|
REG | Reference to a national code |
Ref country code: FR Ref legal event code: TP |
|
PGFP | Annual fee paid to national office [announced via postgrant information from national office to epo] |
Ref country code: FR Payment date: 20100525 Year of fee payment: 15 |
|
PGFP | Annual fee paid to national office [announced via postgrant information from national office to epo] |
Ref country code: GB Payment date: 20100401 Year of fee payment: 15 |
|
GBPC | Gb: european patent ceased through non-payment of renewal fee |
Effective date: 20110514 |
|
REG | Reference to a national code |
Ref country code: FR Ref legal event code: ST Effective date: 20120131 |
|
PG25 | Lapsed in a contracting state [announced via postgrant information from national office to epo] |
Ref country code: FR Free format text: LAPSE BECAUSE OF NON-PAYMENT OF DUE FEES Effective date: 20110531 |
|
PG25 | Lapsed in a contracting state [announced via postgrant information from national office to epo] |
Ref country code: GB Free format text: LAPSE BECAUSE OF NON-PAYMENT OF DUE FEES Effective date: 20110514 |
|
PGFP | Annual fee paid to national office [announced via postgrant information from national office to epo] |
Ref country code: DE Payment date: 20120531 Year of fee payment: 17 |
|
PG25 | Lapsed in a contracting state [announced via postgrant information from national office to epo] |
Ref country code: DE Free format text: LAPSE BECAUSE OF NON-PAYMENT OF DUE FEES Effective date: 20131203 |
|
REG | Reference to a national code |
Ref country code: DE Ref legal event code: R119 Ref document number: 69609248 Country of ref document: DE Effective date: 20131203 |