EP0556983A1 - 8B/10B encoder - Google Patents

8B/10B encoder Download PDF

Info

Publication number
EP0556983A1
EP0556983A1 EP93300821A EP93300821A EP0556983A1 EP 0556983 A1 EP0556983 A1 EP 0556983A1 EP 93300821 A EP93300821 A EP 93300821A EP 93300821 A EP93300821 A EP 93300821A EP 0556983 A1 EP0556983 A1 EP 0556983A1
Authority
EP
European Patent Office
Prior art keywords
disparity
encoder
code
output
command
Prior art date
Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
Withdrawn
Application number
EP93300821A
Other languages
German (de)
English (en)
French (fr)
Inventor
Arthur Hsu
Yun-Che Wang
Current Assignee (The listed assignees may be inaccurate. Google has not performed a legal analysis and makes no representation or warranty as to the accuracy of the list.)
Advanced Micro Devices Inc
Original Assignee
Advanced Micro Devices Inc
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by Advanced Micro Devices Inc filed Critical Advanced Micro Devices Inc
Publication of EP0556983A1 publication Critical patent/EP0556983A1/en
Withdrawn legal-status Critical Current

Links

Images

Classifications

    • H—ELECTRICITY
    • H03—ELECTRONIC CIRCUITRY
    • H03M—CODING; DECODING; CODE CONVERSION IN GENERAL
    • H03M7/00—Conversion of a code where information is represented by a given sequence or number of digits to a code where the same, similar or subset of information is represented by a different sequence or number of digits
    • H03M7/14—Conversion to or from non-weighted codes
    • H03M7/20—Conversion to or from n-out-of-m codes
    • H—ELECTRICITY
    • H04—ELECTRIC COMMUNICATION TECHNIQUE
    • H04L—TRANSMISSION OF DIGITAL INFORMATION, e.g. TELEGRAPHIC COMMUNICATION
    • H04L25/00—Baseband systems
    • H04L25/38—Synchronous or start-stop systems, e.g. for Baudot code
    • H04L25/40—Transmitting circuits; Receiving circuits
    • H04L25/49—Transmitting circuits; Receiving circuits using code conversion at the transmitter; using predistortion; using insertion of idle bits for obtaining a desired frequency spectrum; using three or more amplitude levels ; Baseband coding techniques specific to data transmission systems
    • H04L25/4906—Transmitting circuits; Receiving circuits using code conversion at the transmitter; using predistortion; using insertion of idle bits for obtaining a desired frequency spectrum; using three or more amplitude levels ; Baseband coding techniques specific to data transmission systems using binary codes
    • H04L25/4908—Transmitting circuits; Receiving circuits using code conversion at the transmitter; using predistortion; using insertion of idle bits for obtaining a desired frequency spectrum; using three or more amplitude levels ; Baseband coding techniques specific to data transmission systems using binary codes using mBnB codes
    • H—ELECTRICITY
    • H03—ELECTRONIC CIRCUITRY
    • H03M—CODING; DECODING; CODE CONVERSION IN GENERAL
    • H03M5/00—Conversion of the form of the representation of individual digits
    • H03M5/02—Conversion to or from representation by pulses
    • H03M5/04—Conversion to or from representation by pulses the pulses having two levels
    • H03M5/14—Code representation, e.g. transition, for a given bit cell depending on the information in one or more adjacent bit cells, e.g. delay modulation code, double density code

Definitions

  • This invention relates to encoders and more particularly to 8B/10B encoders for high speed data transmission.
  • High data rate transmission requires special encodement considerations to provide a high level of confidence that the transmitted data is being accurately reproduced at the receiver.
  • the so called 8B/10B code is one type of encoding for serial data transmission which has become standard after adoption by ANSI X3T9.3 Fibre Channel Working Group. The code and equipment are described by Widmer et al in "A DC-Balanced Partitioned-Block, 8B/10B Transmission Code," IBM Journal of Research and Development , Volume 27, 1983, pp. 446-451.
  • the 8B/10B code satisfies the DC balance requirement which means that the coded transmissionhas a time averaged zero DC level.
  • DC balance simplifies transmitter and receiver design and improves precision of the system.
  • the 8B/10B code provides a unique way to encode 8 bit raw data blocks into 10 bit code words where the 10 bit code words are selected to maximize the number of binary data transitions.
  • the high transition rate improves the ability of the receiver to stay locked in synchronism with the transmitter.
  • the running disparity is the cumulative sum of the disparity of all previously transmitted data blocks, where the disparity is defined as the difference between the number of ones and zeroes in a fixed size transmission block.
  • the 8B/10B code does not use, as valid code bytes, all the 1024 bytes in the 210 space. Only those bytes with a disparity of +2, 0, or -2 are valid.
  • a simple scheme is enabled such that: a code word with zero disparity can be sent regardless of current RD; a code word with +2 disparity can be sent only if current RD is -1; and a code word with -2 disparity can be sent only if current RD is +1.
  • the 8B/10B coding of an 8 bit byte of raw data is carried out in two nibbles, a 5 bit nibble and a 3 bit nibble.
  • the 5 bit nibble is encoded to 6 bits and the 3 bit nibble is encoded to 4 bits.
  • the 8B/10B coding is set forth in Table 1 and 2 as given below by Widmer et al.
  • prior art Widmer et al paper describes combinatorial circuits to carry out the above encoding. Accordingly, for codes with disparity +2 and -2, prior 8B/10B encoders provided logic which selected the proper valid code, responsive to the RD value, from the column "abcdei” or from “ALTERNATE.” Note that the ALTERNATE code is the complement of the "abcdei" code. Prior art 8B/10B encoders could only provide one code or its complementary codes for any raw data input.
  • the 8B/10B encoders in the prior art perform running disparity computations, they were only capable of providing complement forms of encodement. Since other portions of the transmitters and control systems are occasionally required to issue commands which require knowledge of the running disparity, (RD), it has been required that circuitry outside of the decoder has been necessary to track or perform RD computation. For example, RD tracking or computation has been necessary to send the proper command to the 8B/10B encoder to instruct it to generate the end of frame delimiter in accordance with the ANCI X3T9.3 standard.
  • RD running disparity
  • FIG. 1 is a typical data frame or packet schematic.
  • FIG. 2 is a combinational circuit employed to implement our invention.
  • FIG. 3 is a truth table for the FIG. 2 embodiment.
  • a typical, transmitted serial data frame is illustrated comprising a plurality of 10-bit binary 8B/10B code bytes 8, between a Start of Frame delimiter (SOF), 2, and an End of Frame delimiter (EOF), 3.
  • Idle the "primitive" signal called Idle (I) 1
  • all the delimiters and idles are defined as 4 byte ordered sets which employ the 8B/10B command code called K28.5 as their first byte.
  • the Idle pattern is defined only for the condition where the running disparity is negative at the start, such that running disparity remains negative after each Idle.
  • the Idle pattern ordered set is:
  • 8B/10B encoders do not have the logic to automatically change an output code responsive to a single input command code depending on the RD value.
  • Command 14 and Command 15 which, depending on value of RD, will be interpreted by our encoder as a request for it to send one of two 10 bit codes which are not complements but which have opposite disparity. Specifically, if the RD is negative, Command 14 will cause transmission of D21.5, and if it is positive, it will cause transmission of D21.4.
  • Command 15 will cause D10.5 to be transmitted, and if RD is positive, it will cause D10.4 to be transmitted.
  • Command 14 and Command 15 will be sent to the encoder as the second byte of the EOF delimiter and the encoder will decide which byte will be sent to adjust the RD to be negative at the conclusion of EOF.
  • FIG. 2 disclosed is the combinatorial logic for the encoder for all the command signals for our 8B/10B transmitter is disclosed.
  • the truth table for the combinatorial logic circuit of FIG. 2 is shown in FIG. 3.
  • the combinatorial circuit of FIG. 3 employs thirty-six (36) interconnected identical OR Gates.
  • FIG. 3 is not in the usual form, it is a truth Table for FIG. 2. Specifically, for all the possible values of C3C2C1C0 in Column 97, combined with the possible values of running disparity before (PRD), Column 96, where - would be a PRD of -1 or a logic 0, and "+" would be PRD of + 1 or a logic 1.
  • the output, the encoded NRZ sub block, Column 95 will be the output at the output of MUX7 of FIG. 2.
  • Column labeled ARD, 94 indicates the running disparity after the 10 bit code byte is output.
  • the inputs to the combinatorial OR network are shown on the left side of the drawing. From top to bottom, they are defined as follows:
  • the inputs to the combinatorial circuits except for the last one are provided as high and low logic inputs.
  • DMS is required to by presented to the 8B/10B mode to permit it to distinguish from the 10B/12B mode which is not part of this invention.
  • the RDH and RDL are the prior RD inputs of the FIG. 3 truth table, Column 96.
  • the C0C1C2C3 are the 4 bit command words as depicted in Column 97 of the Truth Table.
  • the HB control is the timing control which controls the MUX7 to switch and direct the valid codes to its outputs in two sequential nibbles.
  • the MUX7 output labels mean:

Landscapes

  • Engineering & Computer Science (AREA)
  • Physics & Mathematics (AREA)
  • Spectroscopy & Molecular Physics (AREA)
  • Computer Networks & Wireless Communication (AREA)
  • Signal Processing (AREA)
  • Theoretical Computer Science (AREA)
  • Dc Digital Transmission (AREA)
EP93300821A 1992-02-21 1993-02-04 8B/10B encoder Withdrawn EP0556983A1 (en)

Applications Claiming Priority (2)

Application Number Priority Date Filing Date Title
US839604 1992-02-21
US07/839,604 US5304996A (en) 1992-02-21 1992-02-21 8B/10B encoder providing one of pair of noncomplementary, opposite disparity codes responsive to running disparity and selected commands

Publications (1)

Publication Number Publication Date
EP0556983A1 true EP0556983A1 (en) 1993-08-25

Family

ID=25280188

Family Applications (1)

Application Number Title Priority Date Filing Date
EP93300821A Withdrawn EP0556983A1 (en) 1992-02-21 1993-02-04 8B/10B encoder

Country Status (4)

Country Link
US (1) US5304996A (ko)
EP (1) EP0556983A1 (ko)
JP (1) JPH05284036A (ko)
KR (1) KR930018872A (ko)

Cited By (4)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
GB2357408A (en) * 1996-07-11 2001-06-20 4Links Ltd Codeword substitution in dependance upon run-lengths
EP1422891A2 (en) * 1994-04-29 2004-05-26 Newbridge Networks Corporation ATM Switching system
CN104965805A (zh) * 2009-12-09 2015-10-07 株式会社东芝 半导体设备和存储器系统
EP3842921A4 (en) * 2018-08-24 2022-06-01 Boe Technology Group Co., Ltd. CODING METHOD AND DEVICE, DISPLAY DEVICE, MEDIA AND SIGNAL TRANSMISSION SYSTEM

Families Citing this family (12)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
JPH05284035A (ja) * 1992-03-31 1993-10-29 Sony Corp 情報変換方法
WO1998023060A1 (fr) * 1996-11-22 1998-05-28 Sony Corporation Procede et dispositif de transmission des donnees
KR100358353B1 (ko) * 1999-12-27 2002-10-25 한국전자통신연구원 러닝 디스패리티 에러 검출 장치 및 방법
JP3639184B2 (ja) * 2000-04-18 2005-04-20 日本電信電話株式会社 通信システムにおける制御情報の符号化方法
US6961347B1 (en) * 2000-06-20 2005-11-01 Hewlett-Packard Development Company, L.P. High-speed interconnection link having automated lane reordering
US6501396B1 (en) * 2001-03-30 2002-12-31 Xilinx, Inc. Scalable physical coding sublayer (PCS) and 8B/10B encoder
US7046696B2 (en) * 2001-09-21 2006-05-16 International Business Machines Corporation Multiplexing high priority, low bandwidth information on a traditional link protocol
JP3820584B2 (ja) * 2002-01-29 2006-09-13 日本電気株式会社 通信システム、通信端末、サーバ、及びデータ転送制御プログラム
KR100520302B1 (ko) * 2002-11-23 2005-10-13 한국전자통신연구원 ８ｂ／１０ｂ 선로부호그룹 적절성 검출장치 및 방법
US6876315B1 (en) * 2004-03-12 2005-04-05 International Business Machines Corporation DC-balanced 6B/8B transmission code with local parity
DE102007053811A1 (de) * 2007-11-12 2009-05-14 Robert Bosch Gmbh Verfahren zum Übertragen von Daten
EP3327460B1 (en) * 2016-11-28 2021-05-05 Nxp B.V. Radar

Citations (2)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
GB2016247A (en) * 1978-03-04 1979-09-19 Plessey Co Ltd Improved method of signalling supervisory information in digital line transmission systems
EP0097763A2 (en) * 1982-06-30 1984-01-11 International Business Machines Corporation A method and apparatus for producing a DC balanced (0,4) run length limited rate 8B/10B code from an input data stream

Family Cites Families (4)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
JPS57176866A (en) * 1981-04-24 1982-10-30 Sony Corp Encoder of binary signal
JPH0721942B2 (ja) * 1984-10-11 1995-03-08 ソニー株式会社 チヤンネル符号化方法
NL8603164A (nl) * 1986-12-12 1988-07-01 Optical Storage Int Werkwijze voor het overdragen van n-bit informatiewoorden, informatieoverdrachtsysteem voor het uitvoeren van de werkwijze, alsmede een kodeerinrichting en dekodeerinrichting voor toepassing in het informatieoverdrachtsysteem.
US4975916A (en) * 1988-07-26 1990-12-04 International Business Machines Corporation Character snychronization

Patent Citations (2)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
GB2016247A (en) * 1978-03-04 1979-09-19 Plessey Co Ltd Improved method of signalling supervisory information in digital line transmission systems
EP0097763A2 (en) * 1982-06-30 1984-01-11 International Business Machines Corporation A method and apparatus for producing a DC balanced (0,4) run length limited rate 8B/10B code from an input data stream

Non-Patent Citations (1)

* Cited by examiner, † Cited by third party
Title
INTERNATIONAL JOURNAL OF ELECTRONICS vol. 67, no. 3, LONDON GB, SEPT 1989 pages 365 - 376 GUOAN ET AL 'LINE CODE CONVERSION FOR HIGH SPEED OPTICAL TRANSMISSION SYSTEMS-SOME COMPARISONS' *

Cited By (14)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
EP1422891A2 (en) * 1994-04-29 2004-05-26 Newbridge Networks Corporation ATM Switching system
EP1422891A3 (en) * 1994-04-29 2005-10-12 Newbridge Networks Corporation ATM Switching system
GB2357408A (en) * 1996-07-11 2001-06-20 4Links Ltd Codeword substitution in dependance upon run-lengths
GB2357408B (en) * 1996-07-11 2001-08-08 4Links Ltd Communications system
US9720870B2 (en) 2009-12-09 2017-08-01 Kabushiki Kaisha Toshiba Semiconductor device and memory system
EP2510419A4 (en) * 2009-12-09 2017-06-07 Kabushiki Kaisha Toshiba Semiconductor device and memory system
CN104965805A (zh) * 2009-12-09 2015-10-07 株式会社东芝 半导体设备和存储器系统
CN104965805B (zh) * 2009-12-09 2018-01-09 东芝存储器株式会社 半导体设备和存储器系统
US9996493B2 (en) 2009-12-09 2018-06-12 Toshiba Memory Corporation Semiconductor device and memory system
US10482052B2 (en) 2009-12-09 2019-11-19 Toshiba Memory Corporation Semiconductor device and memory system
US10877917B2 (en) 2009-12-09 2020-12-29 Toshiba Memory Corporation Semiconductor device and memory system
US11176079B2 (en) 2009-12-09 2021-11-16 Toshiba Memory Corporation Semiconductor device and memory system
US11762800B2 (en) 2009-12-09 2023-09-19 Kioxia Corporation Semiconductor device and memory system
EP3842921A4 (en) * 2018-08-24 2022-06-01 Boe Technology Group Co., Ltd. CODING METHOD AND DEVICE, DISPLAY DEVICE, MEDIA AND SIGNAL TRANSMISSION SYSTEM

Also Published As

Publication number Publication date
US5304996A (en) 1994-04-19
JPH05284036A (ja) 1993-10-29
KR930018872A (ko) 1993-09-22

Similar Documents

Publication Publication Date Title
EP0556981B1 (en) Method and apparatus for transmitting and receiving code
EP0556983A1 (en) 8B/10B encoder
US5625644A (en) DC balanced 4B/8B binary block code for digital data communications
US5438621A (en) DC-free line code and bit and frame synchronization for arbitrary data transmission
EP0824817B1 (en) Apparatus and method for communicating data word blocks together with control words
CA2182428C (en) Method and apparatus for generating dc-free sequences
JPH0454418B2 (ko)
EP1450530B1 (en) Method to overlay a secondary communication channel onto an encoded primary communication channel
EP0735729A1 (en) 5B4T coding scheme
EP0735728A1 (en) 5B4T coding scheme
US6351501B1 (en) Apparatus and method for providing direct current balanced code
US6366223B1 (en) Methods for coding and decoding nibble inversion codes and block inversion codes and coding and decoding apparatus for the same
US5144305A (en) Transmission arrangement comprising a block code encoded main channel and an auxiliary channel
EP1058432A2 (en) A low disparity coding method for digital data
US6346895B1 (en) Apparatus and method for using nibble inversion code
US5655078A (en) Apparatus and method for encoding data in a fiber data distributed interface (FDDI)
US6225921B1 (en) Device for encoding/decoding n-bit source words into corresponding m-bit channel words, and vice versa
EP1076932B1 (en) ENCODING/DECODING n-BIT SOURCE WORDS INTO CORRESPONDING m-BIT CHANNEL WORDS, AND VICE VERSA, SUCH THAT THE CONVERSION IS PARITY INVERTING
US4827475A (en) Transmitting a digital signal and an additional signal
US6438728B1 (en) Error character generation
CN113949388B (zh) 用于串行器/解串器系统的编解码器与编解码方法
KR100231379B1 (ko) 코드 변환/복호 장치 및 방법
EP0624000B1 (en) Device for encoding/decoding n-bit source words into corresponding m-bit channel words, and vice versa
CN110740011B (zh) 一种编解码方法及编解码器
EP0375645B1 (en) Serial link transparent mode disparity control

Legal Events

Date Code Title Description
PUAI Public reference made under article 153(3) epc to a published international application that has entered the european phase

Free format text: ORIGINAL CODE: 0009012

AK Designated contracting states

Kind code of ref document: A1

Designated state(s): BE DE DK ES FR GB GR IE IT LU NL PT

17P Request for examination filed

Effective date: 19931126

17Q First examination report despatched

Effective date: 19960517

STAA Information on the status of an ep patent application or granted ep patent

Free format text: STATUS: THE APPLICATION IS DEEMED TO BE WITHDRAWN

18D Application deemed to be withdrawn

Effective date: 19980303