EP0517846B1 - Programmierbare logische schaltung mit programmierbaren invertern an den eingangs-/ausgangsanschlüssen - Google Patents

Programmierbare logische schaltung mit programmierbaren invertern an den eingangs-/ausgangsanschlüssen Download PDF

Info

Publication number
EP0517846B1
EP0517846B1 EP91906333A EP91906333A EP0517846B1 EP 0517846 B1 EP0517846 B1 EP 0517846B1 EP 91906333 A EP91906333 A EP 91906333A EP 91906333 A EP91906333 A EP 91906333A EP 0517846 B1 EP0517846 B1 EP 0517846B1
Authority
EP
European Patent Office
Prior art keywords
programmable
coupled
input
conductive lines
array
Prior art date
Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
Expired - Lifetime
Application number
EP91906333A
Other languages
English (en)
French (fr)
Other versions
EP0517846A1 (de
EP0517846A4 (en
Inventor
Cecil H. Kaplinsky
Current Assignee (The listed assignees may be inaccurate. Google has not performed a legal analysis and makes no representation or warranty as to the accuracy of the list.)
Xilinx Inc
Original Assignee
Xilinx Inc
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by Xilinx Inc filed Critical Xilinx Inc
Publication of EP0517846A1 publication Critical patent/EP0517846A1/de
Publication of EP0517846A4 publication Critical patent/EP0517846A4/en
Application granted granted Critical
Publication of EP0517846B1 publication Critical patent/EP0517846B1/de
Anticipated expiration legal-status Critical
Expired - Lifetime legal-status Critical Current

Links

Images

Classifications

    • H—ELECTRICITY
    • H03—ELECTRONIC CIRCUITRY
    • H03K—PULSE TECHNIQUE
    • H03K19/00—Logic circuits, i.e. having at least two inputs acting on one output; Inverting circuits
    • H03K19/02—Logic circuits, i.e. having at least two inputs acting on one output; Inverting circuits using specified components
    • H03K19/173—Logic circuits, i.e. having at least two inputs acting on one output; Inverting circuits using specified components using elementary logic circuits as components
    • H03K19/1733—Controllable logic circuits
    • H03K19/1735—Controllable logic circuits by wiring, e.g. uncommitted logic arrays
    • H03K19/1736—Controllable logic circuits by wiring, e.g. uncommitted logic arrays in which the wiring can be modified
    • H—ELECTRICITY
    • H03—ELECTRONIC CIRCUITRY
    • H03K—PULSE TECHNIQUE
    • H03K19/00—Logic circuits, i.e. having at least two inputs acting on one output; Inverting circuits
    • H03K19/02—Logic circuits, i.e. having at least two inputs acting on one output; Inverting circuits using specified components
    • H03K19/173—Logic circuits, i.e. having at least two inputs acting on one output; Inverting circuits using specified components using elementary logic circuits as components
    • H03K19/177—Logic circuits, i.e. having at least two inputs acting on one output; Inverting circuits using specified components using elementary logic circuits as components arranged in matrix form
    • H03K19/17704—Logic circuits, i.e. having at least two inputs acting on one output; Inverting circuits using specified components using elementary logic circuits as components arranged in matrix form the logic functions being realised by the interconnection of rows and columns
    • H03K19/17708—Logic circuits, i.e. having at least two inputs acting on one output; Inverting circuits using specified components using elementary logic circuits as components arranged in matrix form the logic functions being realised by the interconnection of rows and columns using an AND matrix followed by an OR matrix, i.e. programmable logic arrays

Definitions

  • the present invention relates to programmable logic devices of the type having logic functional units connected together with a programmable interconnect matrix, and in particular to programmable logic devices which include programmable inverters.
  • Edwards describes a simple programmable inverter circuit comprising an EXCLUSIVE-OR GATE having a first input, a second input connected through a resistor to a reference voltage and through a programmable fuse link to ground, and an output. When the fuse link is closed, the output is the same as the first input, but when the fuse link is blown, the output is inverted with respect to the first input.
  • the programmable inverter may be provided at either the inputs, outputs or both of logic gates to form selective AND/NAND gates and the like.
  • Fisher describes a programmable array logic circuit having a programmable AND logic array, programmable OR gates connectable to selected product term lines from the AND array and a J-K register with J and K inputs coupled to the outputs of the OR gates.
  • a programmable inverter is connected between the K input of the register and the output of the corresponding OR gate.
  • Williams describes a programmable logic array that comprises a set of input lines, a search (AND) array selectively connectable to the input lines, a complementary (NOT) array having a plurality of inverters selectively connectable to the AND array outputs, and a read (OR) array having input columns selectively connectable to the NOT array outputs and having a set of output rows.
  • the NOT array provides a selection of both true and complement forms of each product term that is output from the AND array, thereby allowing an OR array output to represent the presence or absence of a particular input combination, or even some combination of both conditions, without requiring an excessive number of product terms that is costly to implement.
  • Each cell unit includes a function cell and an array unit.
  • Each functional unit has a plurality of electronic elements (resistors, transistors, etc.), wiring interconnecting these elements and a group of switches for connecting and disconnecting them in various ways to form selected logic circuits, such as input decoders and flip-flops.
  • Each array unit has a matrix of row and column lines, electronic elements at each row-column intersection and a group of switches for connecting row and column lines and the electronic elements in various ways to form AND and OR arrays.
  • Williams describes a programmable logic circuit which can be implemented on a single IC in conjunction with other associated circuitry.
  • Williams' circuit includes programmable fuses whereby the circuit can be programmed to implement AND, NAND, OR, or NOR functions. Additionally, Williams' circuit can be programmed to accept either a high or low true logic on each individual input as well as providing either a high true or low true output.
  • PLDs programmable logic devices
  • the potential logic density is increased by providing inverters, either between the AND and OR arrays as taught by Williams, prior to the AND array, after the OR array, or some combination of the three.
  • inverters either between the AND and OR arrays as taught by Williams, prior to the AND array, after the OR array, or some combination of the three.
  • a hierarchical type PLD like Sugiyama et al., it is not only desirable that the individual function units be efficiently programmed, but the same is desired for the interconnect array that connects the function units together.
  • a programmable logic device of the type having plural logic functional units connected together with a programmable interconnect matrix in which a set of optional inverters are disposed at the input and output pins of the device as set forth in claim 1.
  • These optional inverters are in addition to any programmable inverters that may be provided as part of any logic functional unit, and permit external signals leading into or out of the interconnect matrix to be inverted, if desired. This allows the interconnect matrix to be more efficiently programmed, increasing the overall logic capacity of the device.
  • Each functional unit has a set of inputs and outputs and is individually programmable for carrying out one or more specified logic functions.
  • the functional units are themselves programmable logic devices with an AND array connected to the inputs and an OR array connected to the AND array and to the outputs.
  • the inputs divide or branch into inverted and noninverted lines in the AND array so that both inverted and noninverted versions of the input signals are available for programming.
  • Registers may be programmable connected between the OR array and the outputs, and programmable inverters may also be connected to the outputs of the functional units to provide additional flexibility.
  • One or more of the functional units may have some inputs and outputs directly connectable to the input and output pins of the device, rather than or in addition to the interconnect matrix.
  • the programmable interconnect matrix includes two sets of conductive lines cross one another with programmable links at each intersection. Each link is selectively openable and closeable so as to connect any line of a first set with any line of the second set. Lines of the first set are permanently connected to inputs to the functional units. Other lines of the first set may be coupled to output pins of the device. Some of the lines of the second set are permanently connected to outputs of the functional units, while others are ccupled to input pins of the device.
  • a principal feature of the invention is a set of optional inverters which are connected between the input and output pins and their respective conductive lines.
  • the inverters may be XOR gates having a first input and an output connected between a pin and a conductive line and having a second input connected to means for programming the XOR gate to invert or not invert the signal on its first input.
  • Fig. 1 is a functional schematic diagram of a programmable logic device of the present invention.
  • Figs. 2A and 2B are circuit diagrams of programmable inverters connected to pins for use with the present invention, such as those inside dashed circles 2A and 2B in Fig. 1.
  • Fig. 3 is a circuit diagram showing an enlarged portion of a programmable interconnect matrix of the present invention, such as the portion within circle 3 in Fig. 1.
  • Fig. 4 is a detailed circuit diagram of a functional unit 4 for the device in Fig. 1.
  • a programmable logic device of the present invention includes a plurality of functional units 4, each having a set of inputs 11 and a set of outputs 13.
  • Each functional unit 4 is individually programmable for carrying out one or more specified logic functions. While the number of functional units 4 shown in the device in Fig. 1 is four, the actual number may vary from one device to another. Typically, there are from four to twelve functional units in a device. The number of inputs 11 and outputs 13 may also vary. Twenty-one input, nine output functional units are typical. Each of the functional unit inputs 11 and outputs 13 in Fig. 1 actually represents a multiplicity of inputs and outputs.
  • the programmable logic device in Fig. 1 also includes a programmable interconnect matrix 15.
  • Interconnect matrix 15 includes a first set of conductive lines 17 and a second set of conductive lines 19 which cross at intersections 3.
  • the first set of conductive lines 17 is represented by the horizontal lines, while the second set of conductive lines 19 is represented by the vertical lines.
  • Each of the conductive lines 17 and 19 shown in Fig. 1 actually represents a multiplicity of conductive lines.
  • programmable links are present at the intersections of conductive lines 17 of the first set with conductive lines 19 of the second set.
  • the programmable logic device of Fig. 1 also includes a plurality of input pins 24 and a plurality of output pins 26. Some pins 28 may be bidirectional.
  • Functional unit inputs 11 are permanently connected to conductive lines 17 of the first set.
  • Functional unit outputs 13 are permanently connected to lines 19 of the second set.
  • Functional unit inputs and outputs 11 and 13 may also be directly connected to respective input and output pins 24 and 26 via conductive lines 21 and 23 respectively. Alternatively, some or all of the functional units may be directly connected to bidirectional pins 28.
  • some conductive lines 17 of the first set may be coupled to output pins 26. This is a purely optional feature, and some embodiments may have no direct outputs from the interconnect matrix 15 to the output pins 26.
  • some conductive lines 19 of the second set are connected to input pins 24.
  • signals on input pins 24 may either be input into directly connected functional units 4 at inputs 11 or be input into the interconnect matrix 15 along conductive lines 19 of the second set.
  • directly connected functional unit outputs 23 and, optionally, conductive lines 17 of the first set feed signals to the output pins 26.
  • Some or all output pins 22 may only be connected to functional unit outputs 23 and not to any conductive lines 17 of the first set.
  • Bidirectional pins 28 may be connected to both functional unit outputs and inputs with a path 30 sharing both input and output signals.
  • a principal feature of the present invention is that programmable inverters indicated by circles 25 and 27 are present on respective input and output pins 24 and 26. These programmable inverters 25 and 27 are in addition to the usual inverters 29 at the inputs 11 of functional units 4 as well as optional programmable inverters 31 on outputs 13 of functional units 4. It is well known that the presence of inverters 29 on the inputs of functional units 4 increases the programming efficiency and thus the ultimate logic density of the functional units. However, in hierarchical type programmable logic devices which employ a plurality of functional units 4, the programming efficiency of the interconnect matrix 15 is not improved substantially by the presence of inverters on the inputs of the functional units.
  • programmable inverters 25 on the input pins 24 permits a selection of either the external signal or an inverted version of the external signal for use in making efficient programming interconnections within the interconnect matrix 15.
  • the programming efficiency and logic density in the interconnect matrix region can be substantially improved.
  • a programmable inverter 25 preferably includes an exclusive-OR gate 33 having a first input 35 connected to input pin 24, a second input 37 and having an output 39.
  • the second input 37 is connected to an EPROM 41 leading to ground and a resistor 43 leading to a power supply voltage V cc .
  • a programmable inverter 27 includes an exclusive-OR gate 45 having a first input 47, a second input 49 and an output 51 connected to output pin 26.
  • the second input 49 is connected to a EPROM 53 leading to ground and to a resistor 55 leading to a power supply voltage V cc .
  • the first input 35 or 47 and the output 39 or 51 is connected between a pin 24 or 26 and a conductive line 17 of the first set.
  • Programming the EPROMs 41 and 53 so that they are always off causes a high logic signal to be present on the second inputs 37 and 49. In that state the signal of the first input 35 or 47 is inverted by the exclusive-OR gates 53 and 45, and the inverted signal is output on lines 59 or 51.
  • EPROMs 41 and 53 are programmed so that they are always on, the signal on the second inputs 37 and 49 are logic low. In that instance, the signals on input lines 35 and 47 are not inverted by the exclusive-OR gates 33 and 45.
  • the programmable interconnect matrix 15 includes programmable links at the intersections of each conductive line 17 of the first set with each conductive line 19 of the second set. Each of the links is selectively openable or closeable so as to connect a line 17 of the first set with a line 19 of the second set.
  • the portion of the programmable interconnect matrix 15 that is shown in Fig. 3 includes a multiplicity of conductive lines 17a, 17b, 17c,..., 17u of the first set leading to an input of the functional unit 4 and a multiplicity of lines 19a, 19b, 19c,..., 19i of the second set leading from an output of the functional unit 4.
  • the lines 17a-u and 19a-i intersect at crossings 56 but are not actually electrically connected at the intersections 56 because the lines 17 and 19 are on separate levels.
  • the programmable links shown in Fig. 3 are EPROMs 57 located at the crossings 56 of lines 17 of the first set and lines 19 of the second set. Programming the EPROMs 57 connects or disconnects the lines 17 of the first set to the lines 19 of the second set. It is well known that mask selected ROMs, fuses and E 2 PROMs can also be used in place of EPROMs.
  • the preferred functional unit is itself a programmable logic device.
  • the programmable logic device Fig. 4 includes a plurality of inputs 17a, 17b, 17c,...,17u connected to a conductive line of the first of the interconnect matrix 15.
  • the input lines 17a-u branch or divide into pairs of lines 59, one line of a pair having an inverter 61 which inverts the signal received from the input line 17, the other of the pair of lines 59 having a buffer 63 which does not invert the input signal at the input line 17.
  • the programmable logic device in Fig. 4 also includes an AND array 65.
  • the AND array includes the pairs of lines 59 containing the inverted and noninverted input signals, programmable links 67, which may be EPROMs, EEPROMs, fuses or mask selected ROMs, and product term lines 69 which cross the pairs of lines 59. Programming the links 67 connects selected lines 59 with selected product term lines 69.
  • the programmable logic device also includes an OR array 71 connected to the AND array 65.
  • the OR array 71 includes the product term lines 69, programmable links 73, which may be EPROMs, EEPROMS, fuses or mask selected ROMs, conductive lines 75 which are the inputs to exclusive-OR gates 77. Instead of exclusive OR gates, OR gates or NOR gates can also be used. Programming the links 73 connects selected product lines 69 to selected input lines 75 to exclusive OR gates 77.
  • Outputs of the exclusive OR gates 77 may be connected to flip-flops 79.
  • a conductive line 81 connects to the input side of the flip-flops 79.
  • a switch 85 selects between the flip-flop output and the flip-flop input.
  • a clock input line 83 connected to selected product term lines 69 via programmable links 73 controls each flip-flop 79.
  • the programmable logic device may also include programmable inverters, in the form of exclusive OR gates 87 having a first input connected to switch 85, a second input 93 connected via an EPROM 89 to ground and via a resistor 91 to a power supply voltage V cc , and an output 19.
  • Programming the EPROM 89 which may also be an EE-PROM or a fuse, causes the exclusive OR gate 87 to invert or not invert the signal from switch 85 on the first input.
  • the outputs 19a-i from gates 87 also form the outputs to the programmable logic device.
  • Other programmable logic devices may be used instead of the one shown in Fig. 4 for the functional units.
  • the present invention with its programmable inverters on the inputs and output pins provides substantially improved logic density in the programmable interconnect matrix. An increase of 10-15 percent in logic density is expected.
  • Hierarchical programmable logic devices like that described above provide advantages of ease in programming, functional flexibility and speed for complex logic functions when compared to non-hierarchical logic devices of the same functional capabilities.
  • Increasing the logic density of the interconnect matrix by way of programmable inverters on the input and output pins enables one to use either a smaller programmable logic device for the same functionality or provides greater functionality for a particular programmable logic device.

Landscapes

  • Physics & Mathematics (AREA)
  • Mathematical Physics (AREA)
  • Engineering & Computer Science (AREA)
  • Computer Hardware Design (AREA)
  • Computing Systems (AREA)
  • General Engineering & Computer Science (AREA)
  • Logic Circuits (AREA)

Claims (10)

  1. Programmierbare Logikvorrichtung mit:
    einer Vielzahl von Anschlüssen (24, 26);
    einer Vielzahl von funktionalen Einheiten (4), wobei jede funktionale Einheit folgendes umfaßt:
    eine Vielzahl von Eingangsanschlüssen (11);
    ein UND-Feld (65), welches an die Vielzahl von Eingangsanschlüssen (11) angekoppelt ist, wobei das UND-Feld (65) eine Vielzahl von Ergebnisleitungen (69) aufweist;
    ein ODER-Feld (71), welches funktional an die Ergebnisleitungen (69) des UND-Feldes (65) angekoppelt ist; und
    eine Vielzahl von Ausgangsanschlüssen (13), welche mit dem ODER-Feld gekoppelt sind;
    eine programmierbare Verbindungsmatrix (15), die eine erste Menge von Leitungen (17), eine zweite Menge von Leitungen (19), welche die erste Menge von Leitungen (17) kreuzen, und eine Vielzahl von programmierbaren Verbindungen (3) aufweist, von denen jede programmierbare Verbindung (3) zwischen einer Leitung der ersten Menge von Leitungen (17) und einer Leitung der zweiten Menge von Leitungen (19) verbunden ist, wobei einige aus der Vielzahl von Anschlüssen (24) mit einigen aus der zweiten Menge von Leitungen (19), einige aus der Vielzahl der Eingangsanschlüsse (11) der funktionalen Einheiten (4) mit einigen aus der ersten Menge von Leitungen (17), einige aus der Vielzahl von Ausgangsanschlüssen (13) der funktionalen Einheiten (4) mit einigen aus der zweiten Menge von Leitungen (19) und einige aus der Vielzahl von Ausgangsanschlüssen (13) der funktionalen Einheiten (4) mit einigen der Anschlüsse (26) verbunden sind;
    einer ersten Vielzahl von optionalen Invertern (25), welche zwischen einige aus der Vielzahl von Anschlüssen (24) und die zweite Menge von Leitungen (19) der programmierbaren Verbindungsmatrix (15) gekoppelt sind, und
    einer zweiten Vielzahl von optionalen Invertern (27), die zwischen einige aus der Vielzahl von Anschlüssen (26) und die Ausgangsanschlüsse (13) der ODER-Felder gekoppelt sind.
  2. Programmierbare Logikvorrichtung nach Anspruch 1, bei der die erste Vielzahl von optionalen Invertern (25) eine Vielzahl von Ausschließlich-ODER-Gattern (33) mit einem an einen der Anschlüsse (24) angekoppelten ersten Eingangsanschluß (35), einem an die Mittel zum Programmieren (41) des Ausschließlich-ODER-Gatters (33) zum Invertieren oder Nicht-Invertieren eines Signals am ersten Eingangsanschluß (35) angekoppelten zweiten Eingangsanschluß (35), und einem an die programmierbare Verbindungsmatrix (15) angekoppelten Ausgangsanschluß (39) aufweist.
  3. Programmierbare Logikvorrichtung nach Anspruch 1 oder 2, bei der einige aus der Vielzahl von Anschlüssen (26) mit einigen der ersten Menge von Leitungen (17) gekoppelt sind und bei der einige der Vielzahl von optionalen Invertern (27) zwischen einige aus der Vielzahl von Anschlüssen (26) und die erste Menge von Leitungen (17) der programmierbaren Verbindungsmatrix (15) gekoppelt sind.
  4. Programmierbare Logikvorrichtung nach Anspruch 3, bei der die zweite Vielzahl von optionalen Invertern (27) eine Vielzahl von Ausschließlich-ODER-Gattern (45) mit einem an die programmierbare Verbindungsmatrix (15) gekoppelten ersten Eingangsanschluß (47), einem an die Mittel zum Programmieren (53, 55) des Ausschließlich-ODER-Gatters (45) zum Invertieren oder Nichtinvertieren eines Signals an dem ersten Eingangsanschluß (47) angekoppelten zweiten Eingangsanschluß (49) und einem an einen der Anschlüsse (26) gekoppelten Ausgangsanschluß (51) aufweist.
  5. Programmierbare Logikvorrichtung nach einem der Ansprüche 1 bis 4, bei der die programmierbaren Verbindungen (3) eine Vielzahl von EPROMs (57) umfassen, wobei jedes EPROM ein mit einer aus der zweiten Menge von Leitungen (19) verbundenes Gatter, einen mit einer aus der ersten Menge von Leitungen (17) verbundenen ersten Anschluß und einen mit Masse verbundenen zweiten Anschluß aufweist.
  6. Programmierbare Logikvorrichtung nach einem der Ansprüche 1 bis 4, bei der die programmierbaren Verbindungen (3) aus der aus ROMs, Sicherungen, EPROMs und EEPROMs bestehenden Gruppe ausgewählt sind.
  7. Programmierbare Logikvorrichtung nach einem der Ansprüche 1 bis 6, bei der wenigstens eine der funktionalen Einheiten (4) direkt mit einem Anschluß (24, 26) über einen der optionalen Inverter (25, 27) verbunden ist.
  8. Programmierbare Logikvorrichtung nach Anspruch 7, bei der die wenigstens eine der funktionalen Einheiten (4), die direkt mit einem Anschluß (24) über einen der optionalen Inverter (25) verbundenen verbunden ist, über einen aus der Vielzahl der Eingangsanschlüsse (11) der wenigstens einen der funktionalen Einheiten (4) gekoppelt ist.
  9. Programmierbare Logikvorrichtung nach Anspruch 7 oder 8, bei der die wenigstens eine der funktionalen Einheiten (4), die direkt mit einem Anschluß (26) über einen der optionalen Inverter (27) verbundenen ist, über einen aus der Vielzahl der Ausgangsanschlüsse (13) der wenigstens einen der funktionalen Einheiten (4) gekoppelt ist.
  10. Programmierbare Logikvorrichtung nach einem der Ansprüche 1 bis 7, bei der wenigstens einer aus der Vielzahl von Anschlüssen (28) bidirektional ist.
EP91906333A 1990-03-01 1991-02-22 Programmierbare logische schaltung mit programmierbaren invertern an den eingangs-/ausgangsanschlüssen Expired - Lifetime EP0517846B1 (de)

Applications Claiming Priority (3)

Application Number Priority Date Filing Date Title
US07/487,750 US5028821A (en) 1990-03-01 1990-03-01 Programmable logic device with programmable inverters at input/output pads
US487750 1990-03-01
PCT/US1991/001164 WO1991013495A1 (en) 1990-03-01 1991-02-22 Programmable logic device with programmable inverters at input/output pads

Publications (3)

Publication Number Publication Date
EP0517846A1 EP0517846A1 (de) 1992-12-16
EP0517846A4 EP0517846A4 (en) 1993-02-24
EP0517846B1 true EP0517846B1 (de) 1997-11-19

Family

ID=23936971

Family Applications (1)

Application Number Title Priority Date Filing Date
EP91906333A Expired - Lifetime EP0517846B1 (de) 1990-03-01 1991-02-22 Programmierbare logische schaltung mit programmierbaren invertern an den eingangs-/ausgangsanschlüssen

Country Status (6)

Country Link
US (1) US5028821A (de)
EP (1) EP0517846B1 (de)
JP (1) JPH05507394A (de)
AT (1) ATE160474T1 (de)
DE (1) DE69128244T2 (de)
WO (1) WO1991013495A1 (de)

Families Citing this family (62)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
JP2880547B2 (ja) * 1990-01-19 1999-04-12 三菱電機株式会社 半導体記憶装置
US5338982A (en) * 1991-03-29 1994-08-16 Kawasaki Steel Corporation Programmable logic device
US5250859A (en) * 1991-09-27 1993-10-05 Kaplinsky Cecil H Low power multifunction logic array
US5235221A (en) * 1992-04-08 1993-08-10 Micron Technology, Inc. Field programmable logic array with speed optimized architecture
US5220215A (en) * 1992-05-15 1993-06-15 Micron Technology, Inc. Field programmable logic array with two or planes
US5384500A (en) * 1992-05-15 1995-01-24 Micron Semiconductor, Inc. Programmable logic device macrocell with an exclusive feedback and an exclusive external input line for a combinatorial mode and accommodating two separate programmable or planes
US5287017A (en) * 1992-05-15 1994-02-15 Micron Technology, Inc. Programmable logic device macrocell with two OR array inputs
US5300830A (en) * 1992-05-15 1994-04-05 Micron Semiconductor, Inc. Programmable logic device macrocell with an exclusive feedback and exclusive external input lines for registered and combinatorial modes using a dedicated product term for control
US5331227A (en) * 1992-05-15 1994-07-19 Micron Semiconductor, Inc. Programmable logic device macrocell with an exclusive feedback line and an exclusive external input line
US5298803A (en) * 1992-07-15 1994-03-29 Micron Semiconductor, Inc. Programmable logic device having low power microcells with selectable registered and combinatorial output signals
US5319254A (en) * 1992-07-23 1994-06-07 Xilinx, Inc. Logic cell which can be configured as a latch without static one's problem
US5646547A (en) * 1994-04-28 1997-07-08 Xilinx, Inc. Logic cell which can be configured as a latch without static one's problem
US5365125A (en) * 1992-07-23 1994-11-15 Xilinx, Inc. Logic cell for field programmable gate array having optional internal feedback and optional cascade
US5386154A (en) * 1992-07-23 1995-01-31 Xilinx, Inc. Compact logic cell for field programmable gate array chip
US5291079A (en) * 1992-07-23 1994-03-01 Xilinx, Inc. Configuration control unit for programming a field programmable gate array and reading array status
US5331226A (en) * 1992-07-23 1994-07-19 Xilinx, Inc. Logic cell for field programmable gate array having optional input inverters
JPH08501911A (ja) * 1992-07-29 1996-02-27 ザイリンクス， インコーポレイテッド オプションの入力インバータを具備するフィールドプログラマブルゲートアレイ用ロジックセル
US5497107A (en) * 1993-05-13 1996-03-05 Texas Instruments Incorporated Multiple, selectable PLAS having shared inputs and outputs
US5448185A (en) * 1993-10-27 1995-09-05 Actel Corporation Programmable dedicated FPGA functional blocks for multiple wide-input functions
US5742179A (en) * 1994-01-27 1998-04-21 Dyna Logic Corporation High speed programmable logic architecture
JPH07260874A (ja) * 1994-03-18 1995-10-13 Fujitsu Ltd 半導体装置及びその試験方法
US5590069A (en) * 1994-10-17 1996-12-31 Qualcomm Incorporated Method and apparatus for providing ROM in an integrated circuit having update through single substance layer modification capability
US5530378A (en) * 1995-04-26 1996-06-25 Xilinx, Inc. Cross point interconnect structure with reduced area
US5617041A (en) * 1995-06-02 1997-04-01 Xilinx, Inc. Method and apparatus for reducing coupling switching noise in interconnect array matrix
US5646546A (en) * 1995-06-02 1997-07-08 International Business Machines Corporation Programmable logic cell having configurable gates and multiplexers
US5970255A (en) 1995-10-16 1999-10-19 Altera Corporation System for coupling programmable logic device to external circuitry which selects a logic standard and uses buffers to modify output and input signals accordingly
EP0782144B1 (de) * 1995-12-29 2001-05-23 STMicroelectronics S.r.l. Programmierbare Vorrichtung mit Basismodulen, die mittels Flash-Speicherzellen mit einander verbunden werden
US6005806A (en) * 1996-03-14 1999-12-21 Altera Corporation Nonvolatile configuration cells and cell arrays
US6526461B1 (en) * 1996-07-18 2003-02-25 Altera Corporation Interconnect chip for programmable logic devices
US6018476A (en) * 1996-09-16 2000-01-25 Altera Corporation Nonvolatile configuration cells and cell arrays
US5959466A (en) * 1997-01-31 1999-09-28 Actel Corporation Field programmable gate array with mask programmed input and output buffers
US6150837A (en) * 1997-02-28 2000-11-21 Actel Corporation Enhanced field programmable gate array
US5952852A (en) * 1997-07-02 1999-09-14 Actel Corporation Fast wide decode in an FPGA using probe circuit
US5952846A (en) * 1997-08-08 1999-09-14 Xilinx, Inc. Method for reducing switching noise in a programmable logic device
US6407576B1 (en) * 1999-03-04 2002-06-18 Altera Corporation Interconnection and input/output resources for programmable logic integrated circuit devices
US6271679B1 (en) 1999-03-24 2001-08-07 Altera Corporation I/O cell configuration for multiple I/O standards
US6836151B1 (en) * 1999-03-24 2004-12-28 Altera Corporation I/O cell configuration for multiple I/O standards
US6172518B1 (en) 1999-07-23 2001-01-09 Xilinx, Inc. Method of minimizing power use in programmable logic devices
US6334208B1 (en) 1999-08-11 2001-12-25 Xilinx, Inc. Method and apparatus for in-system programming with a status bit
US7171542B1 (en) * 2000-06-19 2007-01-30 Silicon Labs Cp, Inc. Reconfigurable interface for coupling functional input/output blocks to limited number of i/o pins
US8145923B2 (en) * 2008-02-20 2012-03-27 Xilinx, Inc. Circuit for and method of minimizing power consumption in an integrated circuit device
US20100138575A1 (en) 2008-12-01 2010-06-03 Micron Technology, Inc. Devices, systems, and methods to synchronize simultaneous dma parallel processing of a single data stream by multiple devices
US20100174887A1 (en) 2009-01-07 2010-07-08 Micron Technology Inc. Buses for Pattern-Recognition Processors
JP2010277662A (ja) * 2009-05-29 2010-12-09 Elpida Memory Inc 半導体装置及びその製造方法
US9323994B2 (en) 2009-12-15 2016-04-26 Micron Technology, Inc. Multi-level hierarchical routing matrices for pattern-recognition processors
US8593175B2 (en) 2011-12-15 2013-11-26 Micron Technology, Inc. Boolean logic in a state machine lattice
US20130275709A1 (en) 2012-04-12 2013-10-17 Micron Technology, Inc. Methods for reading data from a storage buffer including delaying activation of a column select
US9524248B2 (en) 2012-07-18 2016-12-20 Micron Technology, Inc. Memory management for a hierarchical memory system
US9448965B2 (en) 2013-03-15 2016-09-20 Micron Technology, Inc. Receiving data streams in parallel and providing a first portion of data to a first state machine engine and a second portion to a second state machine
US9703574B2 (en) 2013-03-15 2017-07-11 Micron Technology, Inc. Overflow detection and correction in state machine engines
US11366675B2 (en) 2014-12-30 2022-06-21 Micron Technology, Inc. Systems and devices for accessing a state machine
WO2016109571A1 (en) 2014-12-30 2016-07-07 Micron Technology, Inc Devices for time division multiplexing of state machine engine signals
WO2016109570A1 (en) 2014-12-30 2016-07-07 Micron Technology, Inc Systems and devices for accessing a state machine
US10846103B2 (en) 2015-10-06 2020-11-24 Micron Technology, Inc. Methods and systems for representing processing resources
US10691964B2 (en) 2015-10-06 2020-06-23 Micron Technology, Inc. Methods and systems for event reporting
US10977309B2 (en) 2015-10-06 2021-04-13 Micron Technology, Inc. Methods and systems for creating networks
US10146555B2 (en) 2016-07-21 2018-12-04 Micron Technology, Inc. Adaptive routing to avoid non-repairable memory and logic defects on automata processor
US10268602B2 (en) 2016-09-29 2019-04-23 Micron Technology, Inc. System and method for individual addressing
US10019311B2 (en) 2016-09-29 2018-07-10 Micron Technology, Inc. Validation of a symbol response memory
US10929764B2 (en) 2016-10-20 2021-02-23 Micron Technology, Inc. Boolean satisfiability
US10592450B2 (en) 2016-10-20 2020-03-17 Micron Technology, Inc. Custom compute cores in integrated circuit devices
US10416703B2 (en) * 2017-08-10 2019-09-17 Ambiq Micro, Inc. Counter/timer array for generation of complex patterns independent of software control

Family Cites Families (18)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US4032894A (en) * 1976-06-01 1977-06-28 International Business Machines Corporation Logic array with enhanced flexibility
GB1549642A (en) * 1976-08-03 1979-08-08 Nat Res Dev Inverters and logic gates employing inverters
US4207556A (en) * 1976-12-14 1980-06-10 Nippon Telegraph And Telephone Public Corporation Programmable logic array arrangement
US4717912A (en) * 1982-10-07 1988-01-05 Advanced Micro Devices, Inc. Apparatus for producing any one of a plurality of signals at a single output
US4612459A (en) * 1984-05-31 1986-09-16 Rca Corporation Programmable buffer selectively settable to operate in different modes
US4638189A (en) * 1984-06-29 1987-01-20 Monolithic Memories, Incorporated Fast and gate with programmable output polarity
US4742252A (en) * 1985-03-29 1988-05-03 Advanced Micro Devices, Inc. Multiple array customizable logic device
US4677318A (en) * 1985-04-12 1987-06-30 Altera Corporation Programmable logic storage element for programmable logic devices
US4758746A (en) * 1985-08-12 1988-07-19 Monolithic Memories, Inc. Programmable logic array with added array of gates and added output routing flexibility
US4644192A (en) * 1985-09-19 1987-02-17 Harris Corporation Programmable array logic with shared product terms and J-K registered outputs
US4703206A (en) * 1985-11-19 1987-10-27 Signetics Corporation Field-programmable logic device with programmable foldback to control number of logic levels
US4721868A (en) * 1986-09-23 1988-01-26 Advanced Micro Devices, Inc. IC input circuitry programmable for realizing multiple functions from a single input
US4786904A (en) * 1986-12-15 1988-11-22 Zoran Corporation Electronically programmable gate array having programmable interconnect lines
US4761570A (en) * 1987-02-12 1988-08-02 Harris Corporation Programmable logic device with programmable signal inhibition and inversion means
JPS63260319A (ja) * 1987-04-17 1988-10-27 Ricoh Co Ltd 論理集積回路装置
US4829203A (en) * 1988-04-20 1989-05-09 Texas Instruments Incorporated Integrated programmable bit circuit with minimal power requirement
US4914322A (en) * 1988-12-16 1990-04-03 Advanced Micro Devices, Inc. Polarity option control logic for use with a register of a programmable logic array macrocell
US4912345A (en) * 1988-12-29 1990-03-27 Sgs-Thomson Microelectronics, Inc. Programmable summing functions for programmable logic devices

Also Published As

Publication number Publication date
WO1991013495A1 (en) 1991-09-05
US5028821A (en) 1991-07-02
ATE160474T1 (de) 1997-12-15
JPH05507394A (ja) 1993-10-21
EP0517846A1 (de) 1992-12-16
DE69128244D1 (de) 1998-01-02
DE69128244T2 (de) 1998-06-10
EP0517846A4 (en) 1993-02-24

Similar Documents

Publication Publication Date Title
EP0517846B1 (de) Programmierbare logische schaltung mit programmierbaren invertern an den eingangs-/ausgangsanschlüssen
US5371422A (en) Programmable logic device having multiplexers and demultiplexers randomly connected to global conductors for interconnections between logic elements
US5594366A (en) Programmable logic device with regional and universal signal routing
US5483178A (en) Programmable logic device with logic block outputs coupled to adjacent logic block output multiplexers
US4963768A (en) Flexible, programmable cell array interconnected by a programmable switch matrix
US6480025B1 (en) Driver circuitry for programmable logic devices with hierarchical interconnection resources
US5698992A (en) Programmable logic module and architecture for field programmable gate array device
US5023606A (en) Programmable logic device with ganged output pins
EP0183828B1 (de) Verbesserte programmierbare logische netzvorrichtung mit verwendung der cmos-eprom-floating-gate-technologie
US6154055A (en) Programmable logic array integrated circuit devices
US6049225A (en) Input/output interface circuitry for programmable logic array integrated circuit devices
EP0394575B1 (de) Programmierbare logische Vorrichtung
USRE34444E (en) Programmable logic device
US6810513B1 (en) Method and apparatus of programmable interconnect array with configurable multiplexer
US5631578A (en) Programmable array interconnect network
US5570041A (en) Programmable logic module and architecture for field programmable gate array device
US5396126A (en) FPGA with distributed switch matrix
US5892370A (en) Clock network for field programmable gate array
US5231312A (en) Integrated logic circuit with functionally flexible input/output macrocells
US5298803A (en) Programmable logic device having low power microcells with selectable registered and combinatorial output signals
US5760611A (en) Function generator for programmable gate array
US6759870B2 (en) Programmable logic array integrated circuits
US6262595B1 (en) High-speed programmable interconnect
US6762618B1 (en) Verify scheme for a multi-level routing structure
WO1985003161A1 (en) A programmable logic array circuit

Legal Events

Date Code Title Description
PUAI Public reference made under article 153(3) epc to a published international application that has entered the european phase

Free format text: ORIGINAL CODE: 0009012

17P Request for examination filed

Effective date: 19920930

AK Designated contracting states

Kind code of ref document: A1

Designated state(s): AT DE ES FR GB IT NL

A4 Supplementary search report drawn up and despatched

Effective date: 19930107

AK Designated contracting states

Kind code of ref document: A4

Designated state(s): AT DE ES FR GB IT NL

RAP1 Party data changed (applicant data changed or rights of an application transferred)

Owner name: XILINX, INC.

17Q First examination report despatched

Effective date: 19951012

GRAG Despatch of communication of intention to grant

Free format text: ORIGINAL CODE: EPIDOS AGRA

GRAH Despatch of communication of intention to grant a patent

Free format text: ORIGINAL CODE: EPIDOS IGRA

GRAH Despatch of communication of intention to grant a patent

Free format text: ORIGINAL CODE: EPIDOS IGRA

GRAA (expected) grant

Free format text: ORIGINAL CODE: 0009210

AK Designated contracting states

Kind code of ref document: B1

Designated state(s): AT DE ES FR GB IT NL

PG25 Lapsed in a contracting state [announced via postgrant information from national office to epo]

Ref country code: AT

Free format text: LAPSE BECAUSE OF FAILURE TO SUBMIT A TRANSLATION OF THE DESCRIPTION OR TO PAY THE FEE WITHIN THE PRESCRIBED TIME-LIMIT

Effective date: 19971119

Ref country code: IT

Free format text: LAPSE BECAUSE OF FAILURE TO SUBMIT A TRANSLATION OF THE DESCRIPTION OR TO PAY THE FEE WITHIN THE PRE;WARNING: LAPSES OF ITALIAN PATENTS WITH EFFECTIVE DATE BEFORE 2007 MAY HAVE OCCURRED AT ANY TIME BEFORE 2007. THE CORRECT EFFECTIVE DATE MAY BE DIFFERENT FROM THE ONE RECORDED.SCRIBED TIME-LIMIT

Effective date: 19971119

Ref country code: ES

Free format text: THE PATENT HAS BEEN ANNULLED BY A DECISION OF A NATIONAL AUTHORITY

Effective date: 19971119

Ref country code: NL

Free format text: LAPSE BECAUSE OF FAILURE TO SUBMIT A TRANSLATION OF THE DESCRIPTION OR TO PAY THE FEE WITHIN THE PRESCRIBED TIME-LIMIT

Effective date: 19971119

REF Corresponds to:

Ref document number: 160474

Country of ref document: AT

Date of ref document: 19971215

Kind code of ref document: T

REF Corresponds to:

Ref document number: 69128244

Country of ref document: DE

Date of ref document: 19980102

ET Fr: translation filed
PGFP Annual fee paid to national office [announced via postgrant information from national office to epo]

Ref country code: FR

Payment date: 19980210

Year of fee payment: 8

PGFP Annual fee paid to national office [announced via postgrant information from national office to epo]

Ref country code: GB

Payment date: 19980213

Year of fee payment: 8

PGFP Annual fee paid to national office [announced via postgrant information from national office to epo]

Ref country code: DE

Payment date: 19980302

Year of fee payment: 8

NLV1 Nl: lapsed or annulled due to failure to fulfill the requirements of art. 29p and 29m of the patents act
PLBE No opposition filed within time limit

Free format text: ORIGINAL CODE: 0009261

STAA Information on the status of an ep patent application or granted ep patent

Free format text: STATUS: NO OPPOSITION FILED WITHIN TIME LIMIT

26N No opposition filed
PG25 Lapsed in a contracting state [announced via postgrant information from national office to epo]

Ref country code: GB

Free format text: LAPSE BECAUSE OF NON-PAYMENT OF DUE FEES

Effective date: 19990222

GBPC Gb: european patent ceased through non-payment of renewal fee

Effective date: 19990222

PG25 Lapsed in a contracting state [announced via postgrant information from national office to epo]

Ref country code: FR

Free format text: LAPSE BECAUSE OF NON-PAYMENT OF DUE FEES

Effective date: 19991029

PG25 Lapsed in a contracting state [announced via postgrant information from national office to epo]

Ref country code: DE

Free format text: LAPSE BECAUSE OF NON-PAYMENT OF DUE FEES

Effective date: 19991201

REG Reference to a national code

Ref country code: FR

Ref legal event code: ST