EP0499657A1 - Régulateur shunt intégrable - Google Patents
Régulateur shunt intégrable Download PDFInfo
- Publication number
- EP0499657A1 EP0499657A1 EP91102283A EP91102283A EP0499657A1 EP 0499657 A1 EP0499657 A1 EP 0499657A1 EP 91102283 A EP91102283 A EP 91102283A EP 91102283 A EP91102283 A EP 91102283A EP 0499657 A1 EP0499657 A1 EP 0499657A1
- Authority
- EP
- European Patent Office
- Prior art keywords
- transistors
- connections
- connection
- shunt regulator
- transistor
- Prior art date
- Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
- Granted
Links
Images
Classifications
-
- G—PHYSICS
- G05—CONTROLLING; REGULATING
- G05F—SYSTEMS FOR REGULATING ELECTRIC OR MAGNETIC VARIABLES
- G05F1/00—Automatic systems in which deviations of an electric quantity from one or more predetermined values are detected at the output of the system and fed back to a device within the system to restore the detected quantity to its predetermined value or values, i.e. retroactive systems
- G05F1/10—Regulating voltage or current
- G05F1/46—Regulating voltage or current wherein the variable actually regulated by the final control device is dc
- G05F1/613—Regulating voltage or current wherein the variable actually regulated by the final control device is dc using semiconductor devices in parallel with the load as final control devices
-
- G—PHYSICS
- G05—CONTROLLING; REGULATING
- G05F—SYSTEMS FOR REGULATING ELECTRIC OR MAGNETIC VARIABLES
- G05F3/00—Non-retroactive systems for regulating electric variables by using an uncontrolled element, or an uncontrolled combination of elements, such element or such combination having self-regulating properties
- G05F3/02—Regulating voltage or current
- G05F3/08—Regulating voltage or current wherein the variable is dc
- G05F3/10—Regulating voltage or current wherein the variable is dc using uncontrolled devices with non-linear characteristics
- G05F3/16—Regulating voltage or current wherein the variable is dc using uncontrolled devices with non-linear characteristics being semiconductor devices
- G05F3/20—Regulating voltage or current wherein the variable is dc using uncontrolled devices with non-linear characteristics being semiconductor devices using diode- transistor combinations
- G05F3/30—Regulators using the difference between the base-emitter voltages of two bipolar transistors operating at different current densities
Definitions
- the invention relates to an integrable shunt regulator with a controllable semiconductor component, the load path of which is connected between the poles of a supply voltage source, and the control input of which is connected to the output of a differential amplifier.
- Such a shunt regulator serves as a voltage regulator and is also known as a so-called parallel regulator.
- the load path of a semiconductor device z. B. a power transistor lies between the poles of the supply voltage to be regulated.
- the power transistor is controlled by an operational amplifier, which in turn is fed by a reference voltage source.
- a so-called bandgap reference usually serves as the reference voltage. This is e.g. B. from semiconductor circuit technology, Tietze Schenk, 8th edition 1986, page 534 ff known.
- a shunt regulator having a bandgap reference and a parallel regulator is known from the Linear Circuits Data Book by Texas Instruments, 1984 on pp. 6-99 ff.
- This adjustable shunt regulator has three connections, the anode and cathode of the shunt regulator being connected to the poles of a supply voltage and, for example, a reference voltage having to be supplied to the reference input via a voltage divider.
- the shunt controller shown in the circuit on p. 6-99 has a relatively complicated structure and has a regulated bandgap reference, the voltage value of which can be adjusted from the outside, and an operational amplifier coupled to it. This solution has the disadvantage of an increased tendency to oscillate due to the two coupled operational amplifiers.
- a series regulator is usually connected downstream of the shunt regulator for precise regulation of the operating voltage.
- the shunt controller is only used for pre-stabilization.
- the object of the invention is therefore to provide an integrable shunt regulator which keeps the output voltage in a defined range with as little effort as possible.
- the advantage of the shunt regulator according to the invention is that it has only two supply voltage connections without a control or reference input.
- the reference voltage is generated by means of a bandgap reference in such a way that the output variable of the control amplifier is the voltage to be controlled itself.
- the shunt regulator shown in FIG. 1 has two connection terminals 1, 2 to which the supply voltage source can be connected.
- the positive pole of the supply voltage source is at connection 1 and the negative pole of the supply voltage source at connection 2.
- a semiconductor component for. B. a MOSFET 3 is provided, the load path between the terminals 1 and 2 is connected.
- an operational amplifier 9 is used, the output of which is connected to the gate of the MOSFET 3.
- the operational amplifier has a positive and a negative input.
- two npn transistors 4, 5 are provided. The base connections and the collector connections of the two transistors 4, 5 are connected to one another and connected to the input terminal 1.
- the emitter connection of the first transistor 4 is connected to the second connection 2 via a resistor 6.
- the emitter connection of the first transistor 4 is connected to the negative input 20 of the operational amplifier 9.
- the emitter connection of the second transistor 5 is connected to the connection 2 via the series connection of a second and third resistor 7, 8.
- the series connection of the two resistors 7, 8 has a connection node which is connected to the positive input 19 of the operational amplifier 9.
- the bandgap reference is formed by transistors 4, 5 and resistors 6, 7, 8.
- the output voltage of this bandgap reference is fed to the operational amplifier 9, which in turn controls the MOSFET 3.
- the regulation of the differential output voltage of the bandgap reference is thus connected to the supply voltage regulation.
- the value of the output voltage can be selected by selecting the resistance values of resistors 6 and 8. If the output voltage at terminals 1 and 2 corresponds to the value defined by resistors 6 and 8, the input reference voltage of the operational amplifier becomes 0.
- a disadvantage of the bandgap reference shown in FIG. 1 is that the temperature response of the output voltage at terminals 1 and 2 deteriorates to the same extent that the output voltage deviates from the bandgap reference voltage.
- the operating point setting of the operational amplifier 9 is difficult because of the small threshold voltage of the bipolar transistors.
- FIG. 2 shows an improvement of the bandgap reference circuit shown in FIG. 1.
- the bandgap reference shown in FIG. 2 has four additional transistors 10, 11, 12, 13 in addition to that shown in FIG.
- the emitter of the first additional transistor 10 is connected to the two base connections of the first and second transistors 4, 5.
- the emitter of the second additional transistor 11 is connected to the base of the first additional transistor 10, the emitter of the third additional transistor 12 to the base of the second additional transistor 11 and the emitter of the fourth additional transistor 13 to the base of the third additional transistor 12.
- the collectors of all four additional transistors 10, 11, 12, 13 are connected to the collectors of the first and second transistors 4, 5. Furthermore, the base of the fourth additional transistor 13 is connected to its collector.
- a fourth, fifth and sixth resistor are also provided, the fourth resistor 14 between the emitter of the second additional transistor 11 and the emitter of the first additional transistor 10, the second resistor between the emitter of the third additional transistor 12 and the emitter of the first additional transistor 10 and the third resistor 16 is connected between the emitter of the fourth additional transistor 13 and the emitter of the first additional transistor 10.
- the other components shown in FIG. 2 correspond 1 and have the same designation. 19 and 20 in turn denote the connections which lead to the two inputs of the operational amplifier 9 from FIG. 1.
- the differential input voltage of the subsequent operational amplifier 9 becomes favorably from the potential present at terminal 1 shifted, on the other hand the point of complete temperature compensation is shifted by approx. 5 times.
- the bandgap reference voltage in which the value of the bandgap reference voltage is approximately 1.2 V, the bandgap reference voltage here has a value of approximately 6V. Deviations from this are less significant.
- An expansion as shown in FIG 2 is not limited to four transistors, but can be increased or decreased as desired within a reasonable range.
- Essential to the invention is the increase in the bandgap reference voltage by means of n transistors connected in series, the collectors of which are connected to the positive supply potential. The output voltage is then temperature compensated at n + 1 times the bandgap reference voltage.
- resistors 17 and 18 were chosen in FIG. These can be replaced by one or possibly several resistors.
- the circuit including the bipolar npn transistors, can be implemented particularly in CMOS technology with an n-substrate.
- the collector connections of the bipolar npn transistors are formed by the common substrate. This is possible because only bipolar transistors are used that are connected as emitter followers. Such transistors are also referred to as parasitic "substrate npn transistors".
- the circuit shown is particularly suitable for transportable data carriers, for. B. so-called chip cards and chip keys, which do not have their own power supply and whose energy is supplied by means of two coils.
Priority Applications (4)
Application Number | Priority Date | Filing Date | Title |
---|---|---|---|
EP91102283A EP0499657B1 (fr) | 1991-02-18 | 1991-02-18 | Régulateur shunt intégrable |
ES91102283T ES2071849T3 (es) | 1991-02-18 | 1991-02-18 | Regulador shunt integrable. |
DE59105528T DE59105528D1 (de) | 1991-02-18 | 1991-02-18 | Integrierbarer Shunt-Regler. |
US07/837,278 US5229708A (en) | 1991-02-18 | 1992-02-18 | Integrable shunt regulator |
Applications Claiming Priority (1)
Application Number | Priority Date | Filing Date | Title |
---|---|---|---|
EP91102283A EP0499657B1 (fr) | 1991-02-18 | 1991-02-18 | Régulateur shunt intégrable |
Publications (2)
Publication Number | Publication Date |
---|---|
EP0499657A1 true EP0499657A1 (fr) | 1992-08-26 |
EP0499657B1 EP0499657B1 (fr) | 1995-05-17 |
Family
ID=8206418
Family Applications (1)
Application Number | Title | Priority Date | Filing Date |
---|---|---|---|
EP91102283A Expired - Lifetime EP0499657B1 (fr) | 1991-02-18 | 1991-02-18 | Régulateur shunt intégrable |
Country Status (4)
Country | Link |
---|---|
US (1) | US5229708A (fr) |
EP (1) | EP0499657B1 (fr) |
DE (1) | DE59105528D1 (fr) |
ES (1) | ES2071849T3 (fr) |
Cited By (2)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
EP0698841A1 (fr) * | 1994-08-26 | 1996-02-28 | STMicroelectronics Limited | Circuit générateur de courant |
WO1996014613A1 (fr) * | 1994-11-05 | 1996-05-17 | Robert Bosch Gmbh | Reference de tension avec essai et auto-etalonnage |
Families Citing this family (9)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
US5701071A (en) * | 1995-08-21 | 1997-12-23 | Fujitsu Limited | Systems for controlling power consumption in integrated circuits |
US5949212A (en) * | 1997-06-05 | 1999-09-07 | The Boeing Company | Integrated solar cell array and power regulator |
JP3488054B2 (ja) * | 1997-09-12 | 2004-01-19 | Necエレクトロニクス株式会社 | 液晶駆動用装置 |
US6134130A (en) * | 1999-07-19 | 2000-10-17 | Motorola, Inc. | Power reception circuits for a device receiving an AC power signal |
JP2001101364A (ja) | 1999-10-01 | 2001-04-13 | Fujitsu Ltd | 非接触icカード用lsi |
US6259324B1 (en) * | 2000-06-23 | 2001-07-10 | International Business Machines Corporation | Active bias network circuit for radio frequency amplifier |
WO2004107077A1 (fr) * | 2003-05-28 | 2004-12-09 | Koninklijke Philips Electronics N.V. | Circuit destine a un support d'information et comportant des moyens de generation de parametre de reference incluant des moyens de limitation de tension d'alimentation |
KR100812086B1 (ko) * | 2006-11-30 | 2008-03-07 | 동부일렉트로닉스 주식회사 | 반도체 소자의 전압조절장치 |
US7969127B1 (en) | 2008-04-25 | 2011-06-28 | National Semiconductor Corporation | Start-up circuit for a shunt regulator |
Citations (5)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
US3617859A (en) * | 1970-03-23 | 1971-11-02 | Nat Semiconductor Corp | Electrical regulator apparatus including a zero temperature coefficient voltage reference circuit |
US3882372A (en) * | 1972-10-02 | 1975-05-06 | Wieslaw Martynow | Parallel voltage regulator |
US4088941A (en) * | 1976-10-05 | 1978-05-09 | Rca Corporation | Voltage reference circuits |
US4160201A (en) * | 1978-06-08 | 1979-07-03 | Rca Corporation | Voltage regulators |
GB2226664A (en) * | 1988-11-26 | 1990-07-04 | Motorola Inc | Shunt voltage regulator |
Family Cites Families (3)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
US4743833A (en) * | 1987-04-03 | 1988-05-10 | Cross Technology, Inc. | Voltage regulator |
ZA89871B (en) * | 1988-02-04 | 1990-10-31 | Magelian Corp Aust Pty Ltd | Shunt regulator |
US5103160A (en) * | 1991-04-25 | 1992-04-07 | Hughes Aircraft Company | Shunt regulator with tunnel oxide reference |
-
1991
- 1991-02-18 DE DE59105528T patent/DE59105528D1/de not_active Expired - Fee Related
- 1991-02-18 EP EP91102283A patent/EP0499657B1/fr not_active Expired - Lifetime
- 1991-02-18 ES ES91102283T patent/ES2071849T3/es not_active Expired - Lifetime
-
1992
- 1992-02-18 US US07/837,278 patent/US5229708A/en not_active Expired - Fee Related
Patent Citations (5)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
US3617859A (en) * | 1970-03-23 | 1971-11-02 | Nat Semiconductor Corp | Electrical regulator apparatus including a zero temperature coefficient voltage reference circuit |
US3882372A (en) * | 1972-10-02 | 1975-05-06 | Wieslaw Martynow | Parallel voltage regulator |
US4088941A (en) * | 1976-10-05 | 1978-05-09 | Rca Corporation | Voltage reference circuits |
US4160201A (en) * | 1978-06-08 | 1979-07-03 | Rca Corporation | Voltage regulators |
GB2226664A (en) * | 1988-11-26 | 1990-07-04 | Motorola Inc | Shunt voltage regulator |
Non-Patent Citations (1)
Title |
---|
IBM TECHNICAL DISCLOSURE BULLETIN Bd. 20, Nr. 3, August 1977, Seiten 1043 - 1044; D. AZZIS: 'PARALLEL BANDGAP REGULATOR' * |
Cited By (2)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
EP0698841A1 (fr) * | 1994-08-26 | 1996-02-28 | STMicroelectronics Limited | Circuit générateur de courant |
WO1996014613A1 (fr) * | 1994-11-05 | 1996-05-17 | Robert Bosch Gmbh | Reference de tension avec essai et auto-etalonnage |
Also Published As
Publication number | Publication date |
---|---|
EP0499657B1 (fr) | 1995-05-17 |
ES2071849T3 (es) | 1995-07-01 |
DE59105528D1 (de) | 1995-06-22 |
US5229708A (en) | 1993-07-20 |
Similar Documents
Publication | Publication Date | Title |
---|---|---|
DE3625949A1 (de) | Schaltung zum erzeugen eines stabilisierten stromes, insbesondere fuer integrierte mos-schaltungen | |
EP0499657B1 (fr) | Régulateur shunt intégrable | |
DE1901804A1 (de) | Stabilisierter Differentialverstaerker | |
DE2855303A1 (de) | Linearer verstaerker | |
DE102015107881A1 (de) | Stromgeregelte Transimpedanz-Verstärker | |
DE2250625C3 (de) | Schaltungsanordnung zur Konstanthaltung eines an eine Last gelieferten Stromes | |
DE2828697A1 (de) | Daempfungsentzerrer zum korrigieren einer temperatur- und frequenzabhaengigen kabeldaempfung | |
EP0049793A2 (fr) | Dispositif électronique de commutation fonctionnant sans contact | |
DE3545392C2 (fr) | ||
DE2924171C2 (fr) | ||
DE2945538C2 (fr) | ||
DE1279735B (de) | Stromverstaerkende Abtastschaltung fuer Gleichspannungen | |
EP0523266A1 (fr) | Miroir à courant intégrable | |
DE2751886A1 (de) | Monolithisch integrierte, rueckgekoppelte verstaerkerschaltung | |
DE2931525A1 (de) | Schaltungsanordnung zur stabilisierung des gleichstromarbeitspunktes eines differenzverstaerkers | |
EP0990199B1 (fr) | Dispositif de reglage | |
EP0484360B1 (fr) | Circuit de commutation electrique | |
EP0696741A2 (fr) | Circuit cascadable bipolaire pour limiter le signal et détection de champs | |
DE1762561C3 (de) | In seiner Verstärkung regelbarer mehrstufiger gleichstromgekoppelter Verstärker | |
DE2554865B2 (de) | Gleichrichter | |
DE3216818C2 (de) | Stromteilerschaltung | |
DE1934223A1 (de) | Schaltungsanordnung zum Erzeugen einer stabilisierten Gleichspannung | |
DE4409095C2 (de) | Regelschaltung zur Erzeugung einer geregelten Spannung | |
DE2620999A1 (de) | Als integrierte schaltung ausgebildete verstaerkungszelle | |
DE112021006161T5 (de) | Low-Dropout-Regler |
Legal Events
Date | Code | Title | Description |
---|---|---|---|
PUAI | Public reference made under article 153(3) epc to a published international application that has entered the european phase |
Free format text: ORIGINAL CODE: 0009012 |
|
AK | Designated contracting states |
Kind code of ref document: A1 Designated state(s): AT BE CH DE DK ES FR GB GR IT LI LU NL SE |
|
17P | Request for examination filed |
Effective date: 19930204 |
|
17Q | First examination report despatched |
Effective date: 19941107 |
|
GRAA | (expected) grant |
Free format text: ORIGINAL CODE: 0009210 |
|
AK | Designated contracting states |
Kind code of ref document: B1 Designated state(s): DE ES FR GB IT SE |
|
REF | Corresponds to: |
Ref document number: 59105528 Country of ref document: DE Date of ref document: 19950622 |
|
REG | Reference to a national code |
Ref country code: ES Ref legal event code: FG2A Ref document number: 2071849 Country of ref document: ES Kind code of ref document: T3 |
|
ITF | It: translation for a ep patent filed |
Owner name: STUDIO JAUMANN |
|
ET | Fr: translation filed | ||
GBT | Gb: translation of ep patent filed (gb section 77(6)(a)/1977) |
Effective date: 19950728 |
|
PLBE | No opposition filed within time limit |
Free format text: ORIGINAL CODE: 0009261 |
|
STAA | Information on the status of an ep patent application or granted ep patent |
Free format text: STATUS: NO OPPOSITION FILED WITHIN TIME LIMIT |
|
26N | No opposition filed | ||
PGFP | Annual fee paid to national office [announced via postgrant information from national office to epo] |
Ref country code: DE Payment date: 20010419 Year of fee payment: 11 |
|
REG | Reference to a national code |
Ref country code: GB Ref legal event code: IF02 |
|
PGFP | Annual fee paid to national office [announced via postgrant information from national office to epo] |
Ref country code: GB Payment date: 20020205 Year of fee payment: 12 |
|
PGFP | Annual fee paid to national office [announced via postgrant information from national office to epo] |
Ref country code: ES Payment date: 20020215 Year of fee payment: 12 |
|
PGFP | Annual fee paid to national office [announced via postgrant information from national office to epo] |
Ref country code: SE Payment date: 20020221 Year of fee payment: 12 |
|
PGFP | Annual fee paid to national office [announced via postgrant information from national office to epo] |
Ref country code: FR Payment date: 20020228 Year of fee payment: 12 |
|
PG25 | Lapsed in a contracting state [announced via postgrant information from national office to epo] |
Ref country code: DE Free format text: LAPSE BECAUSE OF NON-PAYMENT OF DUE FEES Effective date: 20020903 |
|
PG25 | Lapsed in a contracting state [announced via postgrant information from national office to epo] |
Ref country code: GB Free format text: LAPSE BECAUSE OF NON-PAYMENT OF DUE FEES Effective date: 20030218 |
|
PG25 | Lapsed in a contracting state [announced via postgrant information from national office to epo] |
Ref country code: SE Free format text: LAPSE BECAUSE OF NON-PAYMENT OF DUE FEES Effective date: 20030219 Ref country code: ES Free format text: LAPSE BECAUSE OF NON-PAYMENT OF DUE FEES Effective date: 20030219 |
|
EUG | Se: european patent has lapsed | ||
GBPC | Gb: european patent ceased through non-payment of renewal fee | ||
PG25 | Lapsed in a contracting state [announced via postgrant information from national office to epo] |
Ref country code: FR Free format text: LAPSE BECAUSE OF NON-PAYMENT OF DUE FEES Effective date: 20031031 |
|
REG | Reference to a national code |
Ref country code: FR Ref legal event code: ST |
|
REG | Reference to a national code |
Ref country code: ES Ref legal event code: FD2A Effective date: 20030219 |
|
PG25 | Lapsed in a contracting state [announced via postgrant information from national office to epo] |
Ref country code: IT Free format text: LAPSE BECAUSE OF NON-PAYMENT OF DUE FEES;WARNING: LAPSES OF ITALIAN PATENTS WITH EFFECTIVE DATE BEFORE 2007 MAY HAVE OCCURRED AT ANY TIME BEFORE 2007. THE CORRECT EFFECTIVE DATE MAY BE DIFFERENT FROM THE ONE RECORDED. Effective date: 20050218 |