EP0493820A1 - Circuit d'entraînement pour une affichage à cristaux liquides - Google Patents

Circuit d'entraînement pour une affichage à cristaux liquides Download PDF

Info

Publication number
EP0493820A1
EP0493820A1 EP91122321A EP91122321A EP0493820A1 EP 0493820 A1 EP0493820 A1 EP 0493820A1 EP 91122321 A EP91122321 A EP 91122321A EP 91122321 A EP91122321 A EP 91122321A EP 0493820 A1 EP0493820 A1 EP 0493820A1
Authority
EP
European Patent Office
Prior art keywords
driver circuit
liquid crystal
crystal display
latch
lcd
Prior art date
Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
Granted
Application number
EP91122321A
Other languages
German (de)
English (en)
Other versions
EP0493820B1 (fr
Inventor
Misao Matsuura
Current Assignee (The listed assignees may be inaccurate. Google has not performed a legal analysis and makes no representation or warranty as to the accuracy of the list.)
NEC Corp
Original Assignee
NEC Corp
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by NEC Corp filed Critical NEC Corp
Publication of EP0493820A1 publication Critical patent/EP0493820A1/fr
Application granted granted Critical
Publication of EP0493820B1 publication Critical patent/EP0493820B1/fr
Anticipated expiration legal-status Critical
Expired - Lifetime legal-status Critical Current

Links

Images

Classifications

    • G—PHYSICS
    • G09—EDUCATION; CRYPTOGRAPHY; DISPLAY; ADVERTISING; SEALS
    • G09G—ARRANGEMENTS OR CIRCUITS FOR CONTROL OF INDICATING DEVICES USING STATIC MEANS TO PRESENT VARIABLE INFORMATION
    • G09G3/00—Control arrangements or circuits, of interest only in connection with visual indicators other than cathode-ray tubes
    • G09G3/20—Control arrangements or circuits, of interest only in connection with visual indicators other than cathode-ray tubes for presentation of an assembly of a number of characters, e.g. a page, by composing the assembly by combination of individual elements arranged in a matrix no fixed position being assigned to or needed to be assigned to the individual characters or partial characters
    • G09G3/2007—Display of intermediate tones
    • G09G3/2011—Display of intermediate tones by amplitude modulation
    • G—PHYSICS
    • G09—EDUCATION; CRYPTOGRAPHY; DISPLAY; ADVERTISING; SEALS
    • G09G—ARRANGEMENTS OR CIRCUITS FOR CONTROL OF INDICATING DEVICES USING STATIC MEANS TO PRESENT VARIABLE INFORMATION
    • G09G3/00—Control arrangements or circuits, of interest only in connection with visual indicators other than cathode-ray tubes
    • G09G3/20—Control arrangements or circuits, of interest only in connection with visual indicators other than cathode-ray tubes for presentation of an assembly of a number of characters, e.g. a page, by composing the assembly by combination of individual elements arranged in a matrix no fixed position being assigned to or needed to be assigned to the individual characters or partial characters
    • G09G3/34—Control arrangements or circuits, of interest only in connection with visual indicators other than cathode-ray tubes for presentation of an assembly of a number of characters, e.g. a page, by composing the assembly by combination of individual elements arranged in a matrix no fixed position being assigned to or needed to be assigned to the individual characters or partial characters by control of light from an independent source
    • G09G3/36—Control arrangements or circuits, of interest only in connection with visual indicators other than cathode-ray tubes for presentation of an assembly of a number of characters, e.g. a page, by composing the assembly by combination of individual elements arranged in a matrix no fixed position being assigned to or needed to be assigned to the individual characters or partial characters by control of light from an independent source using liquid crystals
    • G09G3/3611—Control of matrices with row and column drivers
    • G09G3/3685—Details of drivers for data electrodes
    • G09G3/3688—Details of drivers for data electrodes suitable for active matrices only
    • G—PHYSICS
    • G09—EDUCATION; CRYPTOGRAPHY; DISPLAY; ADVERTISING; SEALS
    • G09G—ARRANGEMENTS OR CIRCUITS FOR CONTROL OF INDICATING DEVICES USING STATIC MEANS TO PRESENT VARIABLE INFORMATION
    • G09G2310/00—Command of the display device
    • G09G2310/02—Addressing, scanning or driving the display screen or processing steps related thereto
    • G09G2310/0264—Details of driving circuits
    • G09G2310/027—Details of drivers for data electrodes, the drivers handling digital grey scale data, e.g. use of D/A converters
    • G—PHYSICS
    • G09—EDUCATION; CRYPTOGRAPHY; DISPLAY; ADVERTISING; SEALS
    • G09G—ARRANGEMENTS OR CIRCUITS FOR CONTROL OF INDICATING DEVICES USING STATIC MEANS TO PRESENT VARIABLE INFORMATION
    • G09G3/00—Control arrangements or circuits, of interest only in connection with visual indicators other than cathode-ray tubes
    • G09G3/20—Control arrangements or circuits, of interest only in connection with visual indicators other than cathode-ray tubes for presentation of an assembly of a number of characters, e.g. a page, by composing the assembly by combination of individual elements arranged in a matrix no fixed position being assigned to or needed to be assigned to the individual characters or partial characters
    • G09G3/34—Control arrangements or circuits, of interest only in connection with visual indicators other than cathode-ray tubes for presentation of an assembly of a number of characters, e.g. a page, by composing the assembly by combination of individual elements arranged in a matrix no fixed position being assigned to or needed to be assigned to the individual characters or partial characters by control of light from an independent source
    • G09G3/36—Control arrangements or circuits, of interest only in connection with visual indicators other than cathode-ray tubes for presentation of an assembly of a number of characters, e.g. a page, by composing the assembly by combination of individual elements arranged in a matrix no fixed position being assigned to or needed to be assigned to the individual characters or partial characters by control of light from an independent source using liquid crystals
    • G09G3/3611—Control of matrices with row and column drivers
    • G09G3/3614—Control of polarity reversal in general

Definitions

  • the present invention relates to a driver circuit for a liquid crystal display (hereinafter referred to as an "LCD”) which requires a number of display gradations.
  • LCD liquid crystal display
  • Fig. 1 is a block diagram showing a conventional driver circuit for a liquid crystal display.
  • This LCD driver circuit comprises k ( k being 2 or a greater integer) shift registers SR1 ⁇ SR k , k latch circuits LATCH1 ⁇ LATCH k , k select circuits SELECT1 ⁇ SELECT k and a transistor switch group 2.
  • Digital image data input voltages V in inputted to image data input terminals D in are supplied to the shift registers SR1 ⁇ SR k , to which a clock pulse V CLK is also supplied commonly from a clock pulse input terminal CLK.
  • the outputs of the shift registers SR1 ⁇ SR k are supplied to the corresponding latch circuits LATCH1 ⁇ LATCH k , to which a latch pulse V STB is also supplied commonly from a latch pulse input terminal STB.
  • the outputs of the latch circuits LATCH1 ⁇ LATCH k are supplied to the corresponding select circuits SELECT1 ⁇ SELECT k , to which a frame selection signal V FRM is also supplied commonly from a frame selection terminal FRM.
  • Each of the select circuits SELECT1 ⁇ SELECT k has a plurality of output terminals and provides a switch selection signal at a specific output terminal based on the frame selection signal V FRM and also the outputs of the corresponding latch circuit LATCH1 ⁇ LATCH k .
  • the transistor switch group 2 comprises a plurality of transistors T11 ⁇ T km in a matrix form. More specifically, the switch group 2 comprises k ( k being 2 or a greater integer) transistor groups, each group comprising m ( m being 2 or a greater integer) transistors. These transistors T11 ⁇ T km are on/off operated according to the switch selection signals outputted from the respective select circuits SELECT1 ⁇ SELECT k , and thus they selectively provide LCD driving voltage: V LC1 ⁇ V LCm to the output terminals O1 ⁇ O k .
  • From the image data input terminals D in are supplied the digital image input voltages V in of n ( n being 2 or a greater integer) bits corresponding to the m gradations.
  • the image data input voltages V in are transferred to the k shift registers SR1 ⁇ SR k in synchronism with the clock pulse V CLK supplied to the clock pulse input terminal CLK.
  • Each of the select circuits SELECT1 ⁇ SELECT k outputs a switch selection signal according to the frame selection signal V FRM and the data held in the corresponding latch circuit LATCH1 ⁇ LATCH k , thus selectively turning on a specific transistor in each of the transistors groups T11 ⁇ T1 m , ..., T k1 ⁇ T km .
  • one of the voltages V LC1 ⁇ V LCm is selectively provided to each of the output terminals O1 ⁇ O k . In this way, the voltages corresponding to the m gradations are supplied to the LCD.
  • the conventional LCD driver circuit explained above has the following defects. Where there are many gradations for display on the LCD, it is necessary for the conventional driver circuit that a low impedance buffer circuit having output terminals corresponding in number to the number of gradations is formed on a semiconductor chip. Therefore, if the number of gradations is to be increased, the chip size and the cost of manufacture of the conventional LCD driver circuit are inevitably increased.
  • an object of the invention to overcome the defects in the conventional LCD driver circuit and to provide an improved LCD driver circuit which permits driving of an LCD in a large number of gradations and which permits high density integration to be realized readily and with a low cost.
  • a driver circuit for a liquid crystal display comprises: a plurality of shift registers for transferring image input data in accordance with a clock pulse; a plurality of latch circuits for receiving and holding respectively the outputs from the shift registers in accordance with a latch pulse; a plurality of select circuits each having a plurality of output terminals, each for outputting a switch selection signal to a specific one of the output terminals based on outputs from each of the latch circuits and a frame selection signal; a multiplexer for receiving m ( m being 2 or a greater integer) kinds of drive source voltages whose levels are different from one another and selectively outputting m/2 kinds of drive source voltages based on the frame selection signal; a plurality of switch groups each having transistor switches for selecting the outputs of the multiplexer based on each of the switch selection signals outputted from the select circuits; and a plurality of operational amplifiers each provided between each of the switch groups and the liquid crystal display.
  • the multiplexer selectively outputs m/2 kinds of voltages among the m kinds of different LCD drive source voltages according to the frame selection signal, and the switch groups select specific ones of these LCD drive source voltages according to the switch selection signals outputted from the select circuits.
  • the necessary number of the switches can be reduced to one half as compared to that in the conventional circuit, thus permitting high density integration and cost reduction.
  • the amplifiers provided between each of the switch groups and the LCD permit switch size reduction, because currents flowing through the switches do not directly drive the LCD. It is thus possible to permit higher density integration of the LCD driver circuit.
  • MOS transistors for example, may be used.
  • each switch is constructed with a single transistor, its "on" resistance is possibly changed by the voltages supplied from the multiplexer.
  • This change in the "on" resistance of the single transistor switch can be avoided by using as the switch a transfer gate, which may be constructed, for example, with a P- and an N-channel transistor connected in parallel. Accordingly, it is desirable that the switch is a transfer gate constituted by a P-channel translator and an N-channel transistor.
  • Fig. 2 is a schematic diagram showing a first embodiment of the LCD driver circuit according to the invention.
  • This LCD driver circuit comprises a plurality of shift registers SR1 ⁇ SR k , latch circuits LATCH1 ⁇ LATCH k . select circuits SELECT1 ⁇ SELECT k , transistor switches T11 ⁇ T k(m/2) , a multiplexer MPX, and a plurality of operational amplifiers OP1 ⁇ OP k.
  • the image data input voltages V in inputted to the image data input terminals D in are transferred to the k shift registers SR1 ⁇ SR k in synchronism with the clock pulse V CLK supplied from the clock pulse input terminal CLK.
  • the latch circuits LATCH1 ⁇ LATCH k hold the respective output signals of the shift registers SR1 ⁇ SR k in synchronism with the latch pulse V STB supplied to the latch pulse input terminal STB.
  • Each of the select circuits SELECT1 ⁇ SELECT k has a plurality of output terminals and outputs a switch selection signal to a specific one of the output terminals based on the frame selection signal V FRM supplied from the frame selection terminal FRM and also the outputs of each of the latch circuits LATCH1 ⁇ LATCH k .
  • the multiplexer MPX selects m/2 kinds of LCD drive source voltages among the m kinds of different LCD drive source voltages V LC1 ⁇ V LCm , necessary for m/2 levels of gradation display of image.
  • the transistor switches T11 ⁇ T k(m/2) constitute k transistor switch groups each group consisting of m/2 transistor switches. These transistor switches are on/off operated by the switch selection signals outputted from the respective select circuits SELECT1 ⁇ SELECT k .
  • the operational amplifiers OP1 ⁇ OP k each forming a voltage follower circuit enhance the drive current capacity of the LCD drive source voltages supplied through the transistor switches T11 ⁇ T k(m/2) , and supply to the LCD with these enhanced LCD drive source voltages through the output terminals O1 ⁇ O k .
  • Fig. 3 is a timing chart for illustrating the operation of this embodiment of the LCD drive circuit shown in Fig. 2.
  • the frame selection signal V FRM assumes a high and a low level at a predetermined period or frequency.
  • the latch pulse signal V STB is generated in synchronism with the rising of the frame selection signal V FRM .
  • the image data input voltages V in inputted to the image data input terminals D in are transferred to the shift registers SR1 ⁇ SR k in synchronism with the clock pulse V CLK .
  • the latch circuits LATCH1 ⁇ LATCH k receive signals outputted from the corresponding shift registers SR1 ⁇ SR k in synchronism with the latch pulse V STB and hold these input signals as data for the next horizontal scan period.
  • the select circuits SELECT1 ⁇ SELECT k selectively turn on specific transistor switches in the individual transistor switch groups of transistor switches T11 ⁇ T k(m/2) based on the frame selection signal V FRM and the n-bit data outputted from the latch circuits LATCH1 ⁇ LATCH k .
  • the multiplexer MPX selectively outputs m/2 kinds of voltages among the m kinds of different drive source voltages V LCl ⁇ V LCm according to the frame selection signal V FRM . These voltages are selectively supplied to the operational amplifiers OP1 ⁇ OP k via the aforementioned specific transistor switches selected by the select circuits SELECT1 ⁇ SELECT k .
  • the operational amplifiers OP1 ⁇ OP k provide the output voltages V O1 ⁇ V Ok according to the input voltages V S1 ⁇ V Sk .
  • the drive current is small if the dimensions of the transistors constituting the transistor switches are small.
  • the operational amplifiers OP1 ⁇ OP k are provided as the voltage follower circuits between the transistor switches T11 ⁇ T k(m/2) and the LCD, and they provide drive voltages having large drive current capacity. Therefore, the transistors of the transistor switches T11 ⁇ T k(m/2) may be of smaller dimensions.
  • the LCD driver circuit in this embodiment may be of a reduced chip size as compared to that in the prior art.
  • m gradations may be covered by m/2 transistor switches in each of the groups of transistor switches T11 ⁇ T k(m/2) , that is, it is possible to reduce the number of transistors used to one half that in the prior art. It is thus possible to further reduce not only the chip size but also the manufacturing cost.
  • Fig. 4 is a schematic diagram showing a second embodiment of the LCD driver circuit according to the invention.
  • This embodiment is different from the preceding first embodiment in that a transfer gate consisting of a P- and an N-channel transistor and an inverter is provided in stead of each transistor switch constituted by a single transistor. Since the remainder of the structure is basically the same as in the first embodiment, parts like those in Fig. 2 are designated by like reference symbols, and the explanation therefor is not repeated here.
  • a plurality of transfer gates each comprising a P- and an N-channel transistor and an inverter are provided as the switching means.
  • each switch is constituted by a single transistor
  • the "on" resistance of the transistor concerned is changed or influenced by the voltages supplied from the multiplexer MPX due to the back gate voltage dependency of the transistor.
  • a transfer gate consisting of a P- and an N-channel transistor and an inverter is provided as a transistor switch.
  • the P- and N-channel transistors compensate with each other to avoid the change in the "on" resistance caused by the voltage applied thereto.
  • the multiplexer since the multiplexer receives m kinds of different LCD drive source voltages and provides m/2 kinds of voltages according to the frame selection signal, only one half the number of switches are necessary as compared to the conventional driver circuit.
  • the LCD driver circuit according to the invention is well suited to the LCD requiring a number of display gradations and permits high density integration and cost reduction.
  • the amplifiers are provided between the switch groups and the LCD, no large current passes through the switches. It is thus possible to reduce the switch dimension and permit higher density integration.

Landscapes

  • Engineering & Computer Science (AREA)
  • Physics & Mathematics (AREA)
  • Computer Hardware Design (AREA)
  • General Physics & Mathematics (AREA)
  • Theoretical Computer Science (AREA)
  • Chemical & Material Sciences (AREA)
  • Crystallography & Structural Chemistry (AREA)
  • Liquid Crystal Display Device Control (AREA)
  • Liquid Crystal (AREA)
EP19910122321 1990-12-29 1991-12-27 Circuit d'entraînement pour une affichage à cristaux liquides Expired - Lifetime EP0493820B1 (fr)

Applications Claiming Priority (2)

Application Number Priority Date Filing Date Title
JP41719990A JPH04242788A (ja) 1990-12-29 1990-12-29 液晶駆動回路
JP417199/90 1990-12-29

Publications (2)

Publication Number Publication Date
EP0493820A1 true EP0493820A1 (fr) 1992-07-08
EP0493820B1 EP0493820B1 (fr) 1994-10-12

Family

ID=18525325

Family Applications (1)

Application Number Title Priority Date Filing Date
EP19910122321 Expired - Lifetime EP0493820B1 (fr) 1990-12-29 1991-12-27 Circuit d'entraînement pour une affichage à cristaux liquides

Country Status (3)

Country Link
EP (1) EP0493820B1 (fr)
JP (1) JPH04242788A (fr)
DE (1) DE69104601T2 (fr)

Cited By (5)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US5426447A (en) * 1992-11-04 1995-06-20 Yuen Foong Yu H.K. Co., Ltd. Data driving circuit for LCD display
US5459483A (en) * 1993-07-16 1995-10-17 U.S. Philips Corporation Electronic device with feedback loop
US5757351A (en) * 1995-10-10 1998-05-26 Off World Limited, Corp. Electrode storage display addressing system and method
US7098904B2 (en) 2001-11-19 2006-08-29 Nec Electronics Corporation Display control circuit and display device
WO2021109969A1 (fr) * 2019-12-05 2021-06-10 京东方科技集团股份有限公司 Circuit d'attaque de source, panneau d'affichage et son procédé de commande, et appareil d'affichage

Families Citing this family (1)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
JP2001083923A (ja) * 1999-07-12 2001-03-30 Semiconductor Energy Lab Co Ltd デジタルドライバおよび表示装置

Citations (2)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
GB2103003A (en) * 1981-07-31 1983-02-09 Suwa Seikosha Kk Improvements in liquid crystal displays and methods of driving
EP0238867A2 (fr) * 1986-02-21 1987-09-30 Canon Kabushiki Kaisha Dispositif d'affichage

Patent Citations (2)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
GB2103003A (en) * 1981-07-31 1983-02-09 Suwa Seikosha Kk Improvements in liquid crystal displays and methods of driving
EP0238867A2 (fr) * 1986-02-21 1987-09-30 Canon Kabushiki Kaisha Dispositif d'affichage

Cited By (6)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US5426447A (en) * 1992-11-04 1995-06-20 Yuen Foong Yu H.K. Co., Ltd. Data driving circuit for LCD display
US5459483A (en) * 1993-07-16 1995-10-17 U.S. Philips Corporation Electronic device with feedback loop
US5757351A (en) * 1995-10-10 1998-05-26 Off World Limited, Corp. Electrode storage display addressing system and method
US7098904B2 (en) 2001-11-19 2006-08-29 Nec Electronics Corporation Display control circuit and display device
WO2021109969A1 (fr) * 2019-12-05 2021-06-10 京东方科技集团股份有限公司 Circuit d'attaque de source, panneau d'affichage et son procédé de commande, et appareil d'affichage
US11804184B2 (en) 2019-12-05 2023-10-31 Boe Technology Group Co., Ltd. Source driver, display panel and control method therefor, and display apparatus with adjustable number of data output channels

Also Published As

Publication number Publication date
EP0493820B1 (fr) 1994-10-12
JPH04242788A (ja) 1992-08-31
DE69104601T2 (de) 1995-05-18
DE69104601D1 (de) 1994-11-17

Similar Documents

Publication Publication Date Title
EP0600498B1 (fr) Circuit de commande pour dispositif à cristaux liquides
USRE39366E1 (en) Liquid crystal driver and liquid crystal display device using the same
US6335721B1 (en) LCD source driver
US5266936A (en) Driving circuit for liquid crystal display
US7463234B2 (en) Liquid crystal display and data latch circuit
KR100616789B1 (ko) 표시 장치의 구동 회로
US6373459B1 (en) Device and method for driving a TFT-LCD
KR100207299B1 (ko) 화상 표시 장치 및 주사 회로
USRE40739E1 (en) Driving circuit of display device
US7400320B2 (en) Digital/analog converter circuit, level shift circuit, shift register utilizing level shift circuit, sampling latch circuit, latch circuit and liquid crystal display device incorporating the same
US6549196B1 (en) D/A conversion circuit and liquid crystal display device
US6326913B1 (en) Interpolating digital to analog converter and TFT-LCD source driver using the same
KR19980069503A (ko) 엘씨디 소스 드라이버
US6107857A (en) Level converting circuit
JP7556780B2 (ja) 信号レベル変換回路、駆動回路、表示ドライバ及び表示装置
US8368671B2 (en) Display device driving circuit with independently adjustable power supply voltage for buffers
EP0600499A1 (fr) Circuit de commande d'un affichage à cristaux liquides
US20030151575A1 (en) Driver circuit for liquid crystal display panel
US7245283B2 (en) LCD source driving circuit having reduced structure including multiplexing-latch circuits
EP0493820B1 (fr) Circuit d'entraînement pour une affichage à cristaux liquides
EP1408480A1 (fr) Circuit de conversion n/a, afficheur l'utilisant et terminal mobile muni de cet afficheur
JPH0535218A (ja) 液晶駆動回路とその駆動方法
KR20060065275A (ko) 액정표시장치의 소스 구동회로 및 소스구동 방법
US20100110110A1 (en) Driving circuit
KR0182180B1 (ko) 고정된 공통 전극 전압을 가지는 액정 표시 장치를 위한 소스 구동부의 디코딩 회로

Legal Events

Date Code Title Description
PUAI Public reference made under article 153(3) epc to a published international application that has entered the european phase

Free format text: ORIGINAL CODE: 0009012

17P Request for examination filed

Effective date: 19911227

AK Designated contracting states

Kind code of ref document: A1

Designated state(s): DE FR GB

17Q First examination report despatched

Effective date: 19940301

GRAA (expected) grant

Free format text: ORIGINAL CODE: 0009210

AK Designated contracting states

Kind code of ref document: B1

Designated state(s): DE FR GB

REF Corresponds to:

Ref document number: 69104601

Country of ref document: DE

Date of ref document: 19941117

ET Fr: translation filed
PLBE No opposition filed within time limit

Free format text: ORIGINAL CODE: 0009261

STAA Information on the status of an ep patent application or granted ep patent

Free format text: STATUS: NO OPPOSITION FILED WITHIN TIME LIMIT

26N No opposition filed
PGFP Annual fee paid to national office [announced via postgrant information from national office to epo]

Ref country code: FR

Payment date: 20011212

Year of fee payment: 11

PGFP Annual fee paid to national office [announced via postgrant information from national office to epo]

Ref country code: GB

Payment date: 20011227

Year of fee payment: 11

REG Reference to a national code

Ref country code: GB

Ref legal event code: IF02

PGFP Annual fee paid to national office [announced via postgrant information from national office to epo]

Ref country code: DE

Payment date: 20020109

Year of fee payment: 11

PG25 Lapsed in a contracting state [announced via postgrant information from national office to epo]

Ref country code: GB

Free format text: LAPSE BECAUSE OF NON-PAYMENT OF DUE FEES

Effective date: 20021227

PG25 Lapsed in a contracting state [announced via postgrant information from national office to epo]

Ref country code: DE

Free format text: LAPSE BECAUSE OF NON-PAYMENT OF DUE FEES

Effective date: 20030701

GBPC Gb: european patent ceased through non-payment of renewal fee

Effective date: 20021227

PG25 Lapsed in a contracting state [announced via postgrant information from national office to epo]

Ref country code: FR

Free format text: LAPSE BECAUSE OF NON-PAYMENT OF DUE FEES

Effective date: 20030901

REG Reference to a national code

Ref country code: FR

Ref legal event code: ST