EP0425107A2 - CRT compatible driver for a matrix addressable flat panel colour display - Google Patents
CRT compatible driver for a matrix addressable flat panel colour display Download PDFInfo
- Publication number
- EP0425107A2 EP0425107A2 EP19900310758 EP90310758A EP0425107A2 EP 0425107 A2 EP0425107 A2 EP 0425107A2 EP 19900310758 EP19900310758 EP 19900310758 EP 90310758 A EP90310758 A EP 90310758A EP 0425107 A2 EP0425107 A2 EP 0425107A2
- Authority
- EP
- European Patent Office
- Prior art keywords
- red
- green
- blue
- control voltage
- voltage information
- Prior art date
- Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
- Withdrawn
Links
Images
Classifications
-
- G—PHYSICS
- G09—EDUCATION; CRYPTOGRAPHY; DISPLAY; ADVERTISING; SEALS
- G09G—ARRANGEMENTS OR CIRCUITS FOR CONTROL OF INDICATING DEVICES USING STATIC MEANS TO PRESENT VARIABLE INFORMATION
- G09G3/00—Control arrangements or circuits, of interest only in connection with visual indicators other than cathode-ray tubes
- G09G3/20—Control arrangements or circuits, of interest only in connection with visual indicators other than cathode-ray tubes for presentation of an assembly of a number of characters, e.g. a page, by composing the assembly by combination of individual elements arranged in a matrix no fixed position being assigned to or needed to be assigned to the individual characters or partial characters
- G09G3/2003—Display of colours
-
- G—PHYSICS
- G09—EDUCATION; CRYPTOGRAPHY; DISPLAY; ADVERTISING; SEALS
- G09G—ARRANGEMENTS OR CIRCUITS FOR CONTROL OF INDICATING DEVICES USING STATIC MEANS TO PRESENT VARIABLE INFORMATION
- G09G3/00—Control arrangements or circuits, of interest only in connection with visual indicators other than cathode-ray tubes
- G09G3/20—Control arrangements or circuits, of interest only in connection with visual indicators other than cathode-ray tubes for presentation of an assembly of a number of characters, e.g. a page, by composing the assembly by combination of individual elements arranged in a matrix no fixed position being assigned to or needed to be assigned to the individual characters or partial characters
- G09G3/34—Control arrangements or circuits, of interest only in connection with visual indicators other than cathode-ray tubes for presentation of an assembly of a number of characters, e.g. a page, by composing the assembly by combination of individual elements arranged in a matrix no fixed position being assigned to or needed to be assigned to the individual characters or partial characters by control of light from an independent source
- G09G3/36—Control arrangements or circuits, of interest only in connection with visual indicators other than cathode-ray tubes for presentation of an assembly of a number of characters, e.g. a page, by composing the assembly by combination of individual elements arranged in a matrix no fixed position being assigned to or needed to be assigned to the individual characters or partial characters by control of light from an independent source using liquid crystals
- G09G3/3607—Control arrangements or circuits, of interest only in connection with visual indicators other than cathode-ray tubes for presentation of an assembly of a number of characters, e.g. a page, by composing the assembly by combination of individual elements arranged in a matrix no fixed position being assigned to or needed to be assigned to the individual characters or partial characters by control of light from an independent source using liquid crystals for displaying colours or for displaying grey scales with a specific pixel layout, e.g. using sub-pixels
-
- G—PHYSICS
- G09—EDUCATION; CRYPTOGRAPHY; DISPLAY; ADVERTISING; SEALS
- G09G—ARRANGEMENTS OR CIRCUITS FOR CONTROL OF INDICATING DEVICES USING STATIC MEANS TO PRESENT VARIABLE INFORMATION
- G09G2300/00—Aspects of the constitution of display devices
- G09G2300/04—Structural and physical details of display devices
- G09G2300/0439—Pixel structures
- G09G2300/0452—Details of colour pixel setup, e.g. pixel composed of a red, a blue and two green components
-
- G—PHYSICS
- G09—EDUCATION; CRYPTOGRAPHY; DISPLAY; ADVERTISING; SEALS
- G09G—ARRANGEMENTS OR CIRCUITS FOR CONTROL OF INDICATING DEVICES USING STATIC MEANS TO PRESENT VARIABLE INFORMATION
- G09G2310/00—Command of the display device
- G09G2310/02—Addressing, scanning or driving the display screen or processing steps related thereto
- G09G2310/0264—Details of driving circuits
- G09G2310/0275—Details of drivers for data electrodes, other than drivers for liquid crystal, plasma or OLED displays, not related to handling digital grey scale data or to communication of data to the pixels by means of a current
-
- G—PHYSICS
- G09—EDUCATION; CRYPTOGRAPHY; DISPLAY; ADVERTISING; SEALS
- G09G—ARRANGEMENTS OR CIRCUITS FOR CONTROL OF INDICATING DEVICES USING STATIC MEANS TO PRESENT VARIABLE INFORMATION
- G09G2310/00—Command of the display device
- G09G2310/02—Addressing, scanning or driving the display screen or processing steps related thereto
- G09G2310/0264—Details of driving circuits
- G09G2310/0297—Special arrangements with multiplexing or demultiplexing of display data in the drivers for data electrodes, in a pre-processing circuitry delivering display data to said drivers or in the matrix panel, e.g. multiplexing plural data signals to one D/A converter or demultiplexing the D/A converter output to multiple columns
-
- G—PHYSICS
- G09—EDUCATION; CRYPTOGRAPHY; DISPLAY; ADVERTISING; SEALS
- G09G—ARRANGEMENTS OR CIRCUITS FOR CONTROL OF INDICATING DEVICES USING STATIC MEANS TO PRESENT VARIABLE INFORMATION
- G09G3/00—Control arrangements or circuits, of interest only in connection with visual indicators other than cathode-ray tubes
- G09G3/20—Control arrangements or circuits, of interest only in connection with visual indicators other than cathode-ray tubes for presentation of an assembly of a number of characters, e.g. a page, by composing the assembly by combination of individual elements arranged in a matrix no fixed position being assigned to or needed to be assigned to the individual characters or partial characters
- G09G3/34—Control arrangements or circuits, of interest only in connection with visual indicators other than cathode-ray tubes for presentation of an assembly of a number of characters, e.g. a page, by composing the assembly by combination of individual elements arranged in a matrix no fixed position being assigned to or needed to be assigned to the individual characters or partial characters by control of light from an independent source
- G09G3/36—Control arrangements or circuits, of interest only in connection with visual indicators other than cathode-ray tubes for presentation of an assembly of a number of characters, e.g. a page, by composing the assembly by combination of individual elements arranged in a matrix no fixed position being assigned to or needed to be assigned to the individual characters or partial characters by control of light from an independent source using liquid crystals
- G09G3/3611—Control of matrices with row and column drivers
- G09G3/3685—Details of drivers for data electrodes
Definitions
- This invention relates to matrix addressable flat panel display, and more particularly to a driver configuration for directly interfacing display panel with a standard CRT display controller.
- Matrix addressable flat panel displays have become increasingly popular as an alternative to the cathode ray tube (CRT), both for television and display applications. This is particularly so in applications where the display depth is limited, such as in automotive and aerospace display panels.
- CTR cathode ray tube
- a CRT graphics controller supplies the RGB (red, green and blue) colour information in synchronism, colour element by colour element, matrix addressable display drivers typically require sequential access to the colour information.
- the controller must be customized to generate additional information, or sophisticated circuitry must be added to the driver for accepting and storing synchronously generated data. Either approach adversely affects both cost and performance of the system.
- FIG. 1 An example of a conventional active matrix liquid crystal display and driver is shown in Figure 1, where the display panel and driver circuit elements are designated by the reference numerals 10 and 12, respectively.
- the display panel 10 comprises an N x M array of red (R), blue (B) and green (G) pixels formed at the intersections of the N laterally extending rows and the M vertically extending columns.
- R red
- B blue
- G green
- M pixels are arranged in a predefined and uniform colour sequence, RBGRBG etc.
- the pixels are colour shifted in either direction by one column. Consequently, each row and each column contains pixels of all three colours.
- a row-activated thin-film transistor at the intersection of each row and column applies a column-supplied control voltage to the respective pixel to control its intensity whenever the transistor is activated.
- the driver 12 includes a row circuit 14 for successively activating the various rows of transistors, and one or more column circuits 16, 18 for storing the appropriate control voltages.
- the column circuit 16 supplies control voltages to the odd numbered columns and the column circuit 18 supplies control voltages to the even numbered columns.
- the row circuit 14 comprises a bank 20 of individual driver circuits connected to the various rows of the display panel 10, and a shift register 22 for successively activating the driver circuits of the bank 20 at a shift frequency determined by the horizontal synchronization signal HSYNC on line 24.
- a vertical synchronization signal VSYNC on line 26 periodically resets the shift register 22 to the first or top row.
- the column circuits 16, 18 each comprise a driver bank 28, 30 of individual driver circuits connected to the various columns of the display panel 10, and a shift register 32, 34 for receiving and storing parallel format digital control voltage data via lines 36, 38.
- the control voltage data is entered into the shift register 32, 34 under control of a SHIFT CLOCK signal on line 40; when a full row of data has been entered, the HSYNC signal on line 24 signals the driver bank 28, 30 to latch the shift register data by way of line 42.
- the pixels are divided into (M x N)/3 groups of colour elements or triads, each comprising a red pixel, a green pixel and a blue pixel.
- the pixels may be grouped linearly, as indicated by the outlined pixels in row 1, or staggered as indicated by the outlined pixels in rows 3 and 4.
- the red, blue and green pixel control voltage data is supplied to the driver 12 via lines 44, triad by triad.
- a colour select circuit designated generally by the reference numeral 45 comprises a demultiplexer (select one-of-three) circuit 46 and a serial to parallel shift register 48 operating under the control of a DOTCLOCK signal on line 50 for suitably applying the pixel control voltage data from lines 44 to lines 36 and 38.
- the data on lines 44 is in serial format and is applied to the input channels of the demultiplexer circuit 46, which presents individual colour data in succession to serial to parallel shift register 48 on line 54. Since the display columns contain different colour elements and all three pixel colours, the order of the data supplied to serial to parallel shift register 48 varies with the triad grouping and the overall display size.
- the present invention is directed to an improved driver for a matrix addressable flat panel display which can be directly interfaced with a conventional CRT graphics controller without increasing the driver complexity.
- a flat panel display in accordance with the present invention is characterised by the features specified in the characterising portion of claim 1.
- the driver of the present invention is coupled to a display panel of the type depicted in Figure 1, where the pixels are grouped in linear triads as outlined in row 1.
- each row of the display panel comprises a repetitive succession of red, green and blue pixels so that any column contains pixels of only one colour.
- the colour-integrated column circuits of the conventional display driver are replaced with colour-segregated column circuits, eliminating the need for the colour select circuitry.
- the colour-segregated column circuits maintain the colour separation of the control voltage information generated by the graphics controller.
- the column driver circuits are split into individual shift register and driver banks dedicated to processing the red, blue and green control voltage data for the even and odd columns of the display panel.
- a simple toggle circuit controls the flow of the information between the circuits corresponding to the even and odd columns.
- FIG. 2 illustrates the display panel 10 (herein designated 100) and row circuit 14 of Figure 1 in combination with upper and lower column circuits 112 and 114 according to this invention.
- the row circuit 14 comprises a bank 20 of individual driver circuits connected to the various rows of the display panel 100, and a shift register 22 for successively activating the driver circuits of the bank 20 at a shift frequency determined by the horizontal sync signal HSYNC on line 24.
- the vertical sync signal VSYNC on line 26 periodically resets the shift register 22 to row 1. Due to the linear triad configuration, described above in reference to Figure 1, each output line of bank 20 activates all the pixels of the triads residing in the respective row. In other words, no partial triads are activated.
- the column circuits 112, 114 each comprise a bank 130, 132, 134; 136, 138, 140 of red, green and blue driver circuits connected to the various columns of the display panel 100.
- the red driver bank 130 is connected to the red pixels residing in odd numbered columns, and the red driver bank 136 is connected to the red pixels residing in even numbered columns.
- the green driver bank 132 is connected to the green pixels residing in odd numbered columns, and the green driver bank 138 is connected to the green pixels residing in even numbered columns.
- the blue driver bank 134 is connected to the blue pixels residing in odd numbered columns, and the blue driver bank 140 is connected to the blue pixels residing in even numbered columns.
- the red, green and blue driver banks 130 - 140 are connected to respective red, green and blue shift registers 142, 144, 146; 148, 150, 152 which receive and store parallel format digital control voltage data from the red, green and blue serial data lines, designated R, G and B.
- the data is entered into the shift registers 142, 144, 146; 148, 150, 152 one pixel at a time.
- the upper red, green and blue shift registers 142, 144 and 146 only receive control voltage data for the odd numbered panel columns
- the lower red, green and blue shift registers 148, 150 and 152 only receive control voltage data for the even numbered panel columns.
- the control voltage data is distributed between the upper and lower column circuits 112 and 114 by upper and lower flip-flops 154, 156. Both flip-flops 154 and 156 are clocked by the DOTCLOCK signal on line 158, and oscillate at one-half of the DOTCLOCK frequency.
- the event triggering logic level transition (rising or falling edge) of flip-flop 154's Q output occurs at the same time as that of flip-flop 156's Q-bar output.
- the event triggering logic level transition (rising or falling edge) of flip-flop 154's Q-bar output occurs at the same time as that of flip-flop 156's Q output.
- the Q output of flip-flop 154 enables the upper red and blue shift registers 142 and 146 to receive red and blue control voltage data while the Q-bar output enables the upper green shift register 144.
- the Q-bar output of flip-flop 156 enables the lower red and blue shift registers 148 and 152 to receive red and blue control voltage data while the Q output enables the lower green shift register 150.
- a display-enable signal on line 160 presets the flip-flops 154 and 156 to synchronize their operation with the control voltage data stream on lines R, G and B.
- the first triad (row 1, columns 1-3) of data is generated on lines R, G and B
- the red and blue components are directed to upper shift registers 142 and 146, respectively, and the green component is directed to the lower shift register 150.
- the second triad (row 1, columns 4-6) of data is generated, the red and blue components are directed to lower shift registers 148 and 152, respectively, and the green component is directed to the upper shift register 144.
- the red and blue components are directed to upper shift registers 142 and 146, respectively, and the green component is directed to the lower green shift register 150, repeating the pattern of the first triad.
- the red and blue components are directed to lower shift registers 148 and 152, respectively, and the green component is directed to the upper shift register 144, repeating the pattern of the second triad.
- the above-described data process is continued until the control voltage data for each triad of row 1 is stored in the shift registers 142-152.
- the upper red shift register 142 will have stored the R1, R3, R5, R7, etc. data (where the numeral indicates the triad number);
- the upper green shift register 144 will have stored the G2, G4, G6, G8, etc. data;
- the upper blue shift register 146 will have stored the B1, B3, B5, B7, etc. data;
- the lower red shift register 148 will have stored the R2, R4, R6, R8, etc. data;
- the lower green shift register 150 will have stored the G1, G3, G5, G7, etc. data;
- the lower blue shift register 152 will have stored the B2, B4, B6, B8, etc. data.
- the horizontal sync signal HSYNC on line 24 directs the (driver) banks 130-140 to latch the data from the respective shift registers 142-152, and the vertical sync signal VSYNC signal on line 26 directs the shift register 22 and bank 20 to activate the row 1 via driver output line 1 to suitable energize the respective pixels of display panel 100. Subsequent horizontal sync pulses HSYNC direct the row shift register 22 to activate successive rows as described above.
- control voltage data for successive rows of pixels is loaded into the shift registers 142-152, latched into the (driver) banks 130-140 and applied to the respective control panel pixels.
- the colour select circuitry 45 of the prior art display/driver is substantially eliminated since colour separation of the control voltage data is maintained by the drive circuitry.
Abstract
A driver for a matrix addressable colour display panel (100) in which each column of the display contains pixels of only one colour, and in which red, green and blue pixels of each row are grouped in linear triads. The column circuits for applying control voltage information to the pixels are colour-segregated so that the colour separation of the control voltage information generated by the graphics controller is maintained. The synchronous control voltage information generated by the graphics controller is received triad by triad, making the driver compatible with conventional CRT drivers.
Description
- This invention relates to matrix addressable flat panel display, and more particularly to a driver configuration for directly interfacing display panel with a standard CRT display controller.
- Matrix addressable flat panel displays have become increasingly popular as an alternative to the cathode ray tube (CRT), both for television and display applications. This is particularly so in applications where the display depth is limited, such as in automotive and aerospace display panels.
- However, the transition to matrix addressable flat panel displays has been slowed by the drive signal incompatibility with CRT's. Whereas, a CRT graphics controller supplies the RGB (red, green and blue) colour information in synchronism, colour element by colour element, matrix addressable display drivers typically require sequential access to the colour information. As a result, the controller must be customized to generate additional information, or sophisticated circuitry must be added to the driver for accepting and storing synchronously generated data. Either approach adversely affects both cost and performance of the system.
- An example of a conventional active matrix liquid crystal display and driver is shown in Figure 1, where the display panel and driver circuit elements are designated by the
reference numerals display panel 10 comprises an N x M array of red (R), blue (B) and green (G) pixels formed at the intersections of the N laterally extending rows and the M vertically extending columns. In each row, M pixels are arranged in a predefined and uniform colour sequence, RBGRBG etc. In adjacent rows, the pixels are colour shifted in either direction by one column. Consequently, each row and each column contains pixels of all three colours. - A row-activated thin-film transistor at the intersection of each row and column applies a column-supplied control voltage to the respective pixel to control its intensity whenever the transistor is activated. Thus, the
driver 12 includes arow circuit 14 for successively activating the various rows of transistors, and one ormore column circuits column circuit 16 supplies control voltages to the odd numbered columns and thecolumn circuit 18 supplies control voltages to the even numbered columns. - The
row circuit 14 comprises abank 20 of individual driver circuits connected to the various rows of thedisplay panel 10, and ashift register 22 for successively activating the driver circuits of thebank 20 at a shift frequency determined by the horizontal synchronization signal HSYNC online 24. A vertical synchronization signal VSYNC online 26 periodically resets theshift register 22 to the first or top row. - The
column circuits driver bank display panel 10, and ashift register lines shift register line 40; when a full row of data has been entered, the HSYNC signal online 24 signals thedriver bank line 42. - For display purposes, the pixels are divided into (M x N)/3 groups of colour elements or triads, each comprising a red pixel, a green pixel and a blue pixel. The pixels may be grouped linearly, as indicated by the outlined pixels in row 1, or staggered as indicated by the outlined pixels in
rows driver 12 vialines 44, triad by triad. A colour select circuit designated generally by thereference numeral 45 comprises a demultiplexer (select one-of-three)circuit 46 and a serial toparallel shift register 48 operating under the control of a DOTCLOCK signal online 50 for suitably applying the pixel control voltage data fromlines 44 tolines lines 44 is in serial format and is applied to the input channels of thedemultiplexer circuit 46, which presents individual colour data in succession to serial toparallel shift register 48 online 54. Since the display columns contain different colour elements and all three pixel colours, the order of the data supplied to serial toparallel shift register 48 varies with the triad grouping and the overall display size. - The present invention is directed to an improved driver for a matrix addressable flat panel display which can be directly interfaced with a conventional CRT graphics controller without increasing the driver complexity.
- To this end, a flat panel display in accordance with the present invention is characterised by the features specified in the characterising portion of claim 1.
- The driver of the present invention is coupled to a display panel of the type depicted in Figure 1, where the pixels are grouped in linear triads as outlined in row 1. In other words, each row of the display panel comprises a repetitive succession of red, green and blue pixels so that any column contains pixels of only one colour.
- The colour-integrated column circuits of the conventional display driver are replaced with colour-segregated column circuits, eliminating the need for the colour select circuitry. Essentially, the colour-segregated column circuits maintain the colour separation of the control voltage information generated by the graphics controller. To this end, the column driver circuits are split into individual shift register and driver banks dedicated to processing the red, blue and green control voltage data for the even and odd columns of the display panel. A simple toggle circuit controls the flow of the information between the circuits corresponding to the even and odd columns.
- The present invention will now be described, by way of example, with reference to the accompanying drawings, in which:-
- Figure 1 is a diagram of the above described conventional PRIOR ART matrix addressable flat panel display and drive circuit; and
- Figure 2 is a diagram of a driver for a matrix addressable flat panel display according to this invention.
- Figure 2 illustrates the display panel 10 (herein designated 100) and
row circuit 14 of Figure 1 in combination with upper andlower column circuits row circuit 14 comprises abank 20 of individual driver circuits connected to the various rows of the display panel 100, and ashift register 22 for successively activating the driver circuits of thebank 20 at a shift frequency determined by the horizontal sync signal HSYNC online 24. The vertical sync signal VSYNC online 26 periodically resets theshift register 22 to row 1. Due to the linear triad configuration, described above in reference to Figure 1, each output line ofbank 20 activates all the pixels of the triads residing in the respective row. In other words, no partial triads are activated. - The
column circuits bank red driver bank 130 is connected to the red pixels residing in odd numbered columns, and thered driver bank 136 is connected to the red pixels residing in even numbered columns. Similarly, thegreen driver bank 132 is connected to the green pixels residing in odd numbered columns, and thegreen driver bank 138 is connected to the green pixels residing in even numbered columns. Finally, theblue driver bank 134 is connected to the blue pixels residing in odd numbered columns, and theblue driver bank 140 is connected to the blue pixels residing in even numbered columns. - The red, green and blue driver banks 130 - 140 are connected to respective red, green and
blue shift registers shift registers blue shift registers blue shift registers - The control voltage data is distributed between the upper and
lower column circuits flops flops line 158, and oscillate at one-half of the DOTCLOCK frequency. Thus, the event triggering logic level transition (rising or falling edge) of flip-flop 154's Q output occurs at the same time as that of flip-flop 156's Q-bar output. Similarly, the event triggering logic level transition (rising or falling edge) of flip-flop 154's Q-bar output occurs at the same time as that of flip-flop 156's Q output. The Q output of flip-flop 154 enables the upper red andblue shift registers green shift register 144. The Q-bar output of flip-flop 156 enables the lower red andblue shift registers green shift register 150. - A display-enable signal on line 160 presets the flip-
flops upper shift registers lower shift register 150. When the second triad (row 1, columns 4-6) of data is generated, the red and blue components are directed tolower shift registers upper shift register 144. When the third triad (row 1, columns 7-9) of data is generated, the red and blue components are directed toupper shift registers green shift register 150, repeating the pattern of the first triad. When the fourth triad (row 1, columns 10-12) of data is generated, the red and blue components are directed tolower shift registers upper shift register 144, repeating the pattern of the second triad. - The above-described data process is continued until the control voltage data for each triad of row 1 is stored in the shift registers 142-152. In particular, the upper
red shift register 142 will have stored the R1, R3, R5, R7, etc. data (where the numeral indicates the triad number); the uppergreen shift register 144 will have stored the G2, G4, G6, G8, etc. data; the upperblue shift register 146 will have stored the B1, B3, B5, B7, etc. data; the lowerred shift register 148 will have stored the R2, R4, R6, R8, etc. data; the lowergreen shift register 150 will have stored the G1, G3, G5, G7, etc. data; and the lowerblue shift register 152 will have stored the B2, B4, B6, B8, etc. data. At such time, the horizontal sync signal HSYNC online 24 directs the (driver) banks 130-140 to latch the data from the respective shift registers 142-152, and the vertical sync signal VSYNC signal online 26 directs theshift register 22 andbank 20 to activate the row 1 via driver output line 1 to suitable energize the respective pixels of display panel 100. Subsequent horizontal sync pulses HSYNC direct therow shift register 22 to activate successive rows as described above. - In the above manner, control voltage data for successive rows of pixels is loaded into the shift registers 142-152, latched into the (driver) banks 130-140 and applied to the respective control panel pixels. The colour
select circuitry 45 of the prior art display/driver is substantially eliminated since colour separation of the control voltage data is maintained by the drive circuitry.
Claims (3)
1. A flat panel display comprising a display panel (100) including N individually controllable red (R), green (G) and blue (B) pixels disposed in a matrix array of vertically extending columns and laterally extending rows; column driver means (130-140); and row driver means (20); characterised in that the pixels in each row are (1) disposed in each column in a repetitive succession of colours such that the pixels disposed in each column are of the same colour, and (2) grouped to define laterally extending triads of red, green and blue pixels; in that the column driver means (130-140) receives and stores synchronously generated red, green and blue control voltage information for each triad of a given display panel row; and in that the row driver means (20) activates the given display panel row to enable application of the stored control voltage information to the pixels which define the respective triads.
2. A flat panel display as claimed in claim 1, wherein the column driver means comprises red register means (142,148) for receiving and storing the red control voltage information; green register means (144,150) for receiving and storing the green control voltage information; and blue register means (146,152) for receiving and storing the blue control voltage information.
3. A flat panel display as claimed in claim 1, wherein the column driver means comprises first red, green and blue register means (142,144,146) for receiving and storing red, green and blue control voltage information for pixels disposed in odd columns of the display panel (100); second red, green and blue register means (148,150,152) for receiving and storing red, green and blue control voltage information for pixels disposed in even columns of the display panel; and means (154,156) for (1) directing red, green and blue control voltage information corresponding to pixels disposed in the odd columns to the first red, green and blue register means, and (2) directing red, green and blue control voltage information corresponding to pixels disposed in the even columns to the second red, green and blue register means.
Applications Claiming Priority (2)
Application Number | Priority Date | Filing Date | Title |
---|---|---|---|
US42755989A | 1989-10-27 | 1989-10-27 | |
US427559 | 1989-10-27 |
Publications (1)
Publication Number | Publication Date |
---|---|
EP0425107A2 true EP0425107A2 (en) | 1991-05-02 |
Family
ID=23695383
Family Applications (1)
Application Number | Title | Priority Date | Filing Date |
---|---|---|---|
EP19900310758 Withdrawn EP0425107A2 (en) | 1989-10-27 | 1990-10-02 | CRT compatible driver for a matrix addressable flat panel colour display |
Country Status (1)
Country | Link |
---|---|
EP (1) | EP0425107A2 (en) |
Cited By (1)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
WO2020228431A1 (en) * | 2019-05-16 | 2020-11-19 | 京东方科技集团股份有限公司 | Serial data transmission circuit and driving method therefor, and display device |
-
1990
- 1990-10-02 EP EP19900310758 patent/EP0425107A2/en not_active Withdrawn
Cited By (1)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
WO2020228431A1 (en) * | 2019-05-16 | 2020-11-19 | 京东方科技集团股份有限公司 | Serial data transmission circuit and driving method therefor, and display device |
Similar Documents
Publication | Publication Date | Title |
---|---|---|
US4822142A (en) | Planar display device | |
KR100378885B1 (en) | A semiconductor display device | |
KR100497703B1 (en) | Image display system and its driving method | |
US4855724A (en) | Color filter grouping for addressing matrixed display devices | |
KR960010728B1 (en) | Lcd controller lcd device and information controller | |
US4499459A (en) | Drive circuit for display panel having display elements disposed in matrix form | |
US6542139B1 (en) | Matrix type display apparatus | |
US20040135756A1 (en) | High-definition liquid crystal display including sub scan circuit which separately controls plural pixels connected to the same main scan wiring line and the same sub scan wiring line | |
EP0718816B1 (en) | Image display device | |
US20040041769A1 (en) | Display apparatus | |
JP2007233416A (en) | Liquid crystal display device | |
KR940013266A (en) | Display device and driving method thereof | |
KR100391734B1 (en) | Display apparatus in which blanking data is written during blanking period | |
EP0319292A2 (en) | Display device | |
EP0273995B1 (en) | Planar display device | |
EP0428324A2 (en) | Matrix addressable display and driver having CRT compatibility | |
EP0346090B1 (en) | Graphic dot flare apparatus | |
EP0425107A2 (en) | CRT compatible driver for a matrix addressable flat panel colour display | |
US5315315A (en) | Integrated circuit for driving display element | |
EP0384403B1 (en) | A method for controlling a multi-gradation display and a multi-gradation display device | |
US6084578A (en) | Device for generating drive signal of matrix display device | |
KR100497000B1 (en) | Column driver drive circuit of PD drive | |
JP2001296829A (en) | Planar display device | |
JPH0980466A (en) | Active matrix type liquid crystal display device | |
KR19980067902A (en) | Display device and driving method thereof |
Legal Events
Date | Code | Title | Description |
---|---|---|---|
PUAI | Public reference made under article 153(3) epc to a published international application that has entered the european phase |
Free format text: ORIGINAL CODE: 0009012 |
|
AK | Designated contracting states |
Kind code of ref document: A2 Designated state(s): DE FR GB IT |
|
STAA | Information on the status of an ep patent application or granted ep patent |
Free format text: STATUS: THE APPLICATION HAS BEEN WITHDRAWN |
|
18W | Application withdrawn |
Withdrawal date: 19910708 |
|
R18W | Application withdrawn (corrected) |
Effective date: 19910708 |