EP0384926B1 - Circuit arrangement for energising and de-energising a bistable relay - Google Patents
Circuit arrangement for energising and de-energising a bistable relay Download PDFInfo
- Publication number
- EP0384926B1 EP0384926B1 EP19890103561 EP89103561A EP0384926B1 EP 0384926 B1 EP0384926 B1 EP 0384926B1 EP 19890103561 EP19890103561 EP 19890103561 EP 89103561 A EP89103561 A EP 89103561A EP 0384926 B1 EP0384926 B1 EP 0384926B1
- Authority
- EP
- European Patent Office
- Prior art keywords
- transistor
- voltage
- relay
- excitation
- circuit configuration
- Prior art date
- Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
- Expired - Lifetime
Links
Images
Classifications
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01H—ELECTRIC SWITCHES; RELAYS; SELECTORS; EMERGENCY PROTECTIVE DEVICES
- H01H47/00—Circuit arrangements not adapted to a particular application of the relay and designed to obtain desired operating characteristics or to provide energising current
- H01H47/22—Circuit arrangements not adapted to a particular application of the relay and designed to obtain desired operating characteristics or to provide energising current for supplying energising current for relay coil
- H01H47/226—Circuit arrangements not adapted to a particular application of the relay and designed to obtain desired operating characteristics or to provide energising current for supplying energising current for relay coil for bistable relays
Definitions
- the invention relates to a circuit arrangement for the excitation and de-excitation of a bistable relay, the excitation voltage is higher and the de-excitation voltage is lower than a voltage (H-L) of an available voltage source.
- Bistable relays are quite advantageous in themselves because of their advantage of low energy consumption in battery-operated devices for switching larger voltages or currents.
- the invention is based on a state of the art of so-called ironless voltage converters or voltage doubler or multiplier circuits, e.g. according to the article by H. Michl in "Funktechnik 1968" No. 18, page 701.
- This circuit and circuits similar in the same way are generally relatively complex since they make use of the multiple application of the voltage doubling principle with the aid of series-connected capacitor groups.
- the present invention is therefore based on the task of converting a relatively low battery voltage into a higher DC voltage by means of a circuit arrangement which requires less expenditure on components and on assembly or adjustment means, but is nevertheless reliable and meets the requirements of Miniaturization corresponds better in terms of space than is the case with the known solutions.
- the circuit principle according to the invention enables the use of series-produced, miniaturized components by means of optional integration of components or sub-assemblies, such as units for periodic voltage sources, DC voltage sources of various potentials and associated switches of suitable design in input circuits of a control unit for the timing of the switching processes and their use in Connection with modules of the type mentioned at the beginning with a lower supply voltage, but also in connection with relays with the usual response voltages.
- components or sub-assemblies such as units for periodic voltage sources, DC voltage sources of various potentials and associated switches of suitable design in input circuits of a control unit for the timing of the switching processes and their use in Connection with modules of the type mentioned at the beginning with a lower supply voltage, but also in connection with relays with the usual response voltages.
- the PNP transistor (1) with its emitter electrode is connected to the pole of the source voltage, e.g. here the positive pole (H) of the voltage source (2), and with its collector electrode (15) connected via the relay (3) to the zero pole (H) of the current source (4).
- the base electrode (5) of the transistor (1) is connected via the current limiting resistor (6) to the terminal (7), which is optionally connected to the output (9) of the generator (10) for one by means of the switch (8) periodic pulse voltage (alternating H, L) or to the terminal (26) for the zero pole (L) (12), ie here the zero pole (13) of the voltage source (2), or to the terminal (41) for the source pole (here H equals positive pole) can be connected.
- the node (14) between the collector electrode (15) of the first transistor (1) and the input terminal (16) of the relay (3) is connected via the charging capacitor (17) of the circuit combination (18) via a first current path a rectifier branch (19) with the line (20), the diode (21) and the series resistor (22) with the zero pole (23) of the voltage source (2).
- the conductivity of the diode (21) is opposite to that of the transistor (1).
- the charging capacitor (17) is also in the collector electrode circuit (24) of the second transistor (25), and its emitter electrode connection (24) at the zero pole (31).
- the circuit functions as follows: In the first operating state, the base electrode of the first transistor (1) is supplied with a periodic pulse voltage via the current limiting resistor (6) from the generator (10), which is applied via the emitter-collector path ( 33) controls a current through the relay (3) in such a way that the current does not yet excite the relay into the switched-on state in the case of L pulses.
- the base electrode (29) of the second transistor (25) is at the zero pole (12) from the terminal (28) and via the limiting resistor (30), and occurs during the transition to the pulse pause, whereby over the limiting resistor (6) on the base electrode (5) of the first transistor, the voltage zero (L) is effective, on the input terminal (16) of the relay (3) a negative induction voltage, which is caused by a current limiting Resistor (22) limited charging current through the diode (21) charges the charging capacitor (17) to a negative voltage (14) to the zero pole (23).
- the voltage at point (14) exceeds zero, ie the charging voltage of the capacitor (17) - minus the voltage on the battery (2) - the breakdown voltage of the Zener diode (34), conducts this, and the voltage at point (14) is limited to the value: sum of battery voltage + Zener voltage but also stabilized to this value in the event of a drop in battery voltage, so that the energy of the battery (2) is still below a normal level Limit of discharge can be exploited.
- a positive pulse at the terminal (28) is conducted via the limiting resistor (30) to the base electrode (29) of the second transistor (25) in a second operating state and the charging capacitor (17) is discharged by the transistor current from the relay input (16) via the relay (3), thereby exciting the relay (3) to the on state.
- the terminal (28) is again connected to the zero pole, whereby the second transistor (25) is blocked, and the terminal (7) of the switch (8) is also connected to the zero pole, whereby the first transistor ( 1) becomes conductive, so that the circuit of the battery (2) via the first transistor (1) and the coil of the relay (3) is closed and an excitation current opposite the relay is de-energized.
- the changeover switches in the exemplary embodiment of FIG. 1 are combined with a control for the time sequence of the operating states in a semiconductor module (35) which contains the generator (36) for the periodic pulse voltage.
- This microprocessor has an output (37) for the input signal of the base electrode (5) of the first transistor (1) to be switched and a second output (38) for the input voltage of the base electrode (29) to be switched between the signal L and the signal H. ) of the second transistor (25), and the connections (39) and (40) for the supply voltages H and L.
- the circuit arrangement according to the invention is further significantly simplified, so that it only has the two transistors (1) and (25), the charging capacitor (17), limiting resistors (6) and (30), and the Zener diode (34) for the relay (3) contains.
- a microprocessor function comes about in the form of a time sequence with preselected times for the operating states.
- the remaining functions of the circuit are the same as in the embodiment of FIG. 1 with the proviso that in the embodiment of FIG. 2 the variant of the rectifier branch (19) integrated in the second transistor (25) is required.
Landscapes
- Relay Circuits (AREA)
- Charge And Discharge Circuits For Batteries Or The Like (AREA)
Description
Die Erfindung betrifft eine Schaltungsanordnung für die Erregung und Entregung eines bistabilen Relais, dessen Erregerspannung höher und dessen Entregerspannung niedriger als eine Spannung (H-L) einer verfügbaren Spannungsquelle ist.The invention relates to a circuit arrangement for the excitation and de-excitation of a bistable relay, the excitation voltage is higher and the de-excitation voltage is lower than a voltage (H-L) of an available voltage source.
Bistabile Relais sind wegen ihres Vorteils des geringen Energieverbrauchs bei Batterie-betriebenen Geräten zum Schalten größerer Spannungen bzw. Ströme an sich recht vorteilhaft. Sie benötigen jedoch mindestens für ihre Einschaltung eine relativ größere Spannung für den Strom in einer Richtung durch die Spule des Relais zur Erregung, während für die Aufrechterhaltung des eingeschalteten Zustandes infolge der Remanenz des magnetischen Kreises kein Strom erforderlich ist bei bistabilen Relais mit nur einer Spule, weil deren Anker nach Erregung gegen eine Federkraft durch Remanenz in der Arbeitslage gehalten wird und zur Abschaltung des Relais ein geringerer Strom bei niedrigerer Spannung als der Ansprechspannung für die Erregung in Gegenrichtung für die Aufhebung der Remanenz ausreicht.Bistable relays are quite advantageous in themselves because of their advantage of low energy consumption in battery-operated devices for switching larger voltages or currents. However, at least for their switching on you need a relatively larger voltage for the current in one direction through the coil of the relay for excitation, while for maintaining the switched-on state due to the remanence of the magnetic circuit no current is required for bistable relays with only one coil, because their armature is kept in the working position after excitation against spring force by remanence and to switch off the relay a lower current at a lower voltage than the response voltage for excitation in the opposite direction is sufficient to cancel the remanence.
Mit Rücksicht auf den bei gleichem Volumen größeren Energieinhalt einer einzelnen Batterie im Vergleich zu einer Reihenschaltung aus mehreren Batterien mit niedrigerer Spannung und im Zuge der Miniaturisierung der mit solchen Batterien betriebenen Geräte kommen immer mehr Mikroprozessoren in Einsatz, für die eine Versorgungsspannung von 1,5 V ausreicht. Einer Versorgung der einschlägigen Geräte mit Relaisausgang steht lediglich entgegen, daß Batterien mit 1,5 V Spannung für die Erregung des betreffenden Relais nicht ausreichen. Es besteht also ein Bedarf an einer Schaltungsanordnung, mit deren Hilfe die Batterie-Spannung von 1,5 V in eine Relais-Versorgungsspannung von ca. 4,5 V bis 6 V für ein leicht herstellbares und somit preiswertes Remanenzrelais umgewandelt werden kann.In view of the greater energy content of a single battery with the same volume compared to a series connection of several batteries with lower voltage and in the course of miniaturization of the devices operated with such batteries, more and more microprocessors are being used for which a supply voltage of 1.5 V is used is sufficient. A supply of the relevant devices with relay output only stands in the way that batteries with 1.5 V voltage is not sufficient to excite the relevant relay. There is therefore a need for a circuit arrangement with the aid of which the battery voltage of 1.5 V can be converted into a relay supply voltage of approximately 4.5 V to 6 V for an easily produced and therefore inexpensive remanence relay.
Die Erfindung geht aus von einem Stand der Technik der sogenannten eisenlosen Spannungswandler bzw. Spannungs-Verdoppler- oder Vervielfacher-Schaltungen, z.B. laut dem Aufsatz von H. Michl in "Funktechnik 1968" Nr. 18, Seite 701. Dort ist eine dreigliedrige Phasenkette, wie sie in RC-Generatoren Verwendung findet, in Verbindung mit einer Dioden-Kondensator-Kette nach Art der bekannten Spannungs-Verdoppler oder Vervielfacher-Schaltungen an den Ausgang des RC-Phasenketten-Generators angeschlossen. Diese Schaltung und in gleicher Weise ähnliche Schaltungen sind in der Regel, da sie von der mehrfachen Anwendung des Spannungsverdopplungs-Prinzips mit Hilfe von serien-geschalteten Kondensator-Gruppen Gebrauch macht, relativ aufwendig.The invention is based on a state of the art of so-called ironless voltage converters or voltage doubler or multiplier circuits, e.g. according to the article by H. Michl in "Funktechnik 1968" No. 18, page 701. There is a three-part phase chain, as used in RC generators, in connection with a diode-capacitor chain in the manner of the known voltage doubler or multiplier circuits connected to the output of the RC phase chain generator. This circuit and circuits similar in the same way are generally relatively complex since they make use of the multiple application of the voltage doubling principle with the aid of series-connected capacitor groups.
Der vorliegenden Erfindung liegt deshalb die Aufgabe zugrunde, die Umwandlung einer relativ niedrigen Batterie-Spannung in eine höhere Gleichspannung durch eine Schaltungsanordnung zu bewerkstelligen, die einen kleineren Aufwand an Bauelementen und an Montage- bzw. Justierungsmitteln erfordert, aber trotzdem zuverlässig ist und den Forderungen der Miniaturisierung von der Raumfrage her besser entspricht als es bei den bekannten Lösungen der Fall ist.The present invention is therefore based on the task of converting a relatively low battery voltage into a higher DC voltage by means of a circuit arrangement which requires less expenditure on components and on assembly or adjustment means, but is nevertheless reliable and meets the requirements of Miniaturization corresponds better in terms of space than is the case with the known solutions.
Diese Aufgabe wird durch eine Schaltungsanordnung mit den Merkmalen des Anspruchs 1 gelöst. Sie macht Gebrauch von dem Prinzip der Induktion eines Impulses von relativ hoher Spannung an einer Spule je nach der Schnelligkeit des Abschaltens eines durch sie fließenden Stroms. Hierfür werden diese Impulse mehrfach nacheinander gleichgerichtet zur Ladung eines Kondensators verwertet, bis dieser Kondensator die für die Erregung des Relais notwendige Spannung erreicht bzw. etwas überschritten hat. Nachdem durch die ausreichende Spannung das Relais eingeschaltet ist, genügt für die Abschaltung des Relais dann die Spannung der Batterie allein in zu der Erregungsspannung umgekehrten Richtung. Die Erfindung benötigt hierbei eine lediglich zeitlich gestufte Beaufschlagung von Eingangsklemmen mit teils periodischen Impulsspannungen und teilweise mit Gleichspannungen Null und Quellenpol (positiv bzw. negativ - je nach Detail-Prinzip der Halbleiter-Schaltung PNP und NPN bzw. NPN und PNP).This object is achieved by a circuit arrangement with the features of claim 1. It makes use of the principle of induction of a pulse of relatively high voltage on a coil depending on the speed at which a current flowing through it is switched off. For this purpose, these pulses are rectified several times in succession for charging of a capacitor is used until this capacitor has reached or slightly exceeded the voltage required to excite the relay. After the relay is switched on by the sufficient voltage, the voltage of the battery in the opposite direction to the excitation voltage is then sufficient to switch off the relay. In this case, the invention only requires input terminals to be applied in a time-graded manner with partly periodic pulse voltages and partly with direct voltages zero and source pole (positive or negative - depending on the detailed principle of the semiconductor circuit PNP and NPN or NPN and PNP).
Das erfindungsgemäße Schaltungsprinzip ermöglicht die Verwendung von serienhergestellten, miniaturisierten Bausteinen mittels wahlweise gehäufter Integration von Bauelementen bzw. Teil-Baugruppen, wie Baueinheiten für periodische Spannungsquellen, Gleichspannungsquellen verschiedenen Potentials und zugehörigen Schaltern geeigneter Bauart in Eingangskreisen eines Steuerwerks für den Zeitablauf der Schaltvorgänge und ihren Einsatz in Verbindung mit Baugruppen der eingangs erwähnten Art mit niedrigerer Versorgungsspannung, aber auch in Verbindung mit Relais der üblichen Ansprechspannungen.The circuit principle according to the invention enables the use of series-produced, miniaturized components by means of optional integration of components or sub-assemblies, such as units for periodic voltage sources, DC voltage sources of various potentials and associated switches of suitable design in input circuits of a control unit for the timing of the switching processes and their use in Connection with modules of the type mentioned at the beginning with a lower supply voltage, but also in connection with relays with the usual response voltages.
Andere Besonderheiten sind Gegenstand der Unteransprüche, insbesondere bezüglich der Steuerung der Eingangsspannungen an den einzelnen Klemmen.Other special features are the subject of the subclaims, in particular with regard to the control of the input voltages at the individual terminals.
Ein Ausführungsbeispiel ist in der folgenden Beschreibung in Verbindung mit der Zeichnung beschrieben; es stellen dar:
- Fig. 1:
- Eine allgemeine Variante mit einem ersten Strompfad mit einer gesonderten Diode (gestrichelt gezeichnet) und einem zweiten Strompfad mit einem NPN-Transistor im Ladeeingangs-Zweig des Ladekondensators.
- Fig. 2:
- Eine schaltbildtechnisch vereinfachte Variante, wobei die Diode funktionell in die Basis-Kollektor-Strecke des zweiten Transistors integriert ist, außerdem mit einem Mikroprozessor für die Umschaltung des Basis-Elektroden-Eingangs des ersten Transistors von einer H/L-Impuls-Spannung auf Gleichspannung Null, sowie die Umschaltung der Basis-Elektrode des zweiten Transistors von Gleichspannung Null (L) auf den Quellen-, hier positiven, Pol (H).
- Fig. 1:
- A general variant with a first current path with a separate diode (shown in dashed lines) and a second current path with an NPN transistor in the charging input branch of the charging capacitor.
- Fig. 2:
- A variant simplified in terms of circuit diagrams, the diode being functionally integrated into the base-collector path of the second transistor, and also with a microprocessor for switching the base-electrode input of the first transistor from an H / L pulse voltage to zero DC voltage , as well as the switching of the base electrode of the second transistor from DC voltage zero (L) to the source, here positive, pole (H).
In Fig. 1 ist der PNP-Transistor (1) mit seiner Emitter-Elektrode an den Pol der Quellenspannung, z.B. hier den positiven Pol (H) der Spannungsquelle (2), und mit seiner Kollektor-Elektrode (15) über das Relais (3) an den Null-Pol (H) der Stromquelle (4) angeschlossen. Die Basis-Elektrode (5) des Transistors (1) ist über den Strombegrenzungs-Widerstand (6) mit der Klemme (7) verbunden, die mittels des Umschalters (8) wahlweise an den Ausgang (9) des Generators (10) für eine periodische Impulsspannung (abwechselnd H, L) oder an die Klemme (26) für den Null-Pol (L) (12), d.h. hier den Null-Pol (13) der Spannungsquelle (2), oder an die Klemme (41) für den Quellen-Pol (hier H gleich positiver Pol) anschließbar ist.In Fig. 1 the PNP transistor (1) with its emitter electrode is connected to the pole of the source voltage, e.g. here the positive pole (H) of the voltage source (2), and with its collector electrode (15) connected via the relay (3) to the zero pole (H) of the current source (4). The base electrode (5) of the transistor (1) is connected via the current limiting resistor (6) to the terminal (7), which is optionally connected to the output (9) of the generator (10) for one by means of the switch (8) periodic pulse voltage (alternating H, L) or to the terminal (26) for the zero pole (L) (12), ie here the zero pole (13) of the voltage source (2), or to the terminal (41) for the source pole (here H equals positive pole) can be connected.
Der Knotenpunkt (14) zwischen der Kollektor-Elektrode (15) des ersten Transistors (1) und der Eingangsklemme (16) des Relais (3) ist über den Ladekondensator (17) der Schaltungskombination (18) über einen ersten Strompfad mit einem Gleichrichter-Zweig (19) mit der Leitung (20), der Diode (21) und dem Vorwiderstand (22) mit dem Null-Pol (23) der Spannungsquelle (2) verbunden. Die Leitfähigkeit der Diode (21) ist entgegengesetzt gerichtet derjenigen des Transistors (1). Der Ladekondensator (17) liegt außerdem im Kollektor-Elektrodenkreis (24) des zweiten Transistors (25), und dessen Emitter-Elektroden-Anschluß (24) an dem Null-Pol (31).The node (14) between the collector electrode (15) of the first transistor (1) and the input terminal (16) of the relay (3) is connected via the charging capacitor (17) of the circuit combination (18) via a first current path a rectifier branch (19) with the line (20), the diode (21) and the series resistor (22) with the zero pole (23) of the voltage source (2). The conductivity of the diode (21) is opposite to that of the transistor (1). The charging capacitor (17) is also in the collector electrode circuit (24) of the second transistor (25), and its emitter electrode connection (24) at the zero pole (31).
Die Funktion der Schaltung ist folgende: Im ersten Betriebszustand wird die Basis-Elektrode des ersten Transistors (1) über den Strombegrenzungs-Widerstand (6) aus dem Generator (10) mit einer periodischen Impulsspannung beaufschlagt, die über die Emitter-Kollektor-Strecke (33) einen Strom durch das Relais (3) so steuert, daß bei L-Impulsen der Strom das Relais noch nicht bis in den Einschaltzustand erregt. Dabei ist von der Klemme (28) aus und über den Begrenzungs-Widerstand (30) die Basis-Elektrode (29) des zweiten Transistors (25) am Null-Pol (12), und dabei tritt beim Übergang in die Impulspause, wobei über den Begrenzungs-Widerstand (6) an der Basis-Elektrode (5) des ersten Transistors die Spannung Null (L) wirksam ist, an der Eingangsklemme (16) des Relais (3) eine negative Induktionsspannung auf, die durch einen durch den Strombegrenzungs-Widerstand (22) begrenzten Ladestrom über die Diode (21) den Ladekondensator (17) auf eine negative Spannung (14) zum Null-Pol (23) auflädt. Dieser Vorgang wiederholt sich so lange, bis der Generator (10) durch eine Steuerung abgeschaltet wird und bis der Schalter (8) auf die Klemme (41) (hier:H) und damit auf die Spannung an der Klemme (7) (hier: H) über den Widerstand (6) an die Basiselektrode (5) des Transistors (1) angelegt wird und dieser dadurch gesperrt wird.The circuit functions as follows: In the first operating state, the base electrode of the first transistor (1) is supplied with a periodic pulse voltage via the current limiting resistor (6) from the generator (10), which is applied via the emitter-collector path ( 33) controls a current through the relay (3) in such a way that the current does not yet excite the relay into the switched-on state in the case of L pulses. The base electrode (29) of the second transistor (25) is at the zero pole (12) from the terminal (28) and via the limiting resistor (30), and occurs during the transition to the pulse pause, whereby over the limiting resistor (6) on the base electrode (5) of the first transistor, the voltage zero (L) is effective, on the input terminal (16) of the relay (3) a negative induction voltage, which is caused by a current limiting Resistor (22) limited charging current through the diode (21) charges the charging capacitor (17) to a negative voltage (14) to the zero pole (23). This process is repeated until the generator (10) is switched off by a control and until the switch (8) on the terminal (41) (here: H) and thus on the voltage at the terminal (7) (here: H) via the resistor (6) to the base electrode (5) of the transistor (1) and this is blocked.
Überschreitet die Spannung an Punkt (14) gegen Null, d.h. die Ladespannung des Kondensators (17) - abzüglich der Spannung an der Batterie (2) - die Durchbruchspannung der Zenerdiode (34), leitet diese, und dabei wird die Spannung an Punkt (14 )auf den Wert: Summe aus Batteriespannung + Zenerspannung begrenzt aber auch im Falle des Abfalls der Batteriespannung auf diesen Wert stabilisiert, so daß die Energie der Batterie (2) noch bis unter einen üblichen Grenzwert der Entladung ausgenützt werden kann.If the voltage at point (14) exceeds zero, ie the charging voltage of the capacitor (17) - minus the voltage on the battery (2) - the breakdown voltage of the Zener diode (34), conducts this, and the voltage at point (14) is limited to the value: sum of battery voltage + Zener voltage but also stabilized to this value in the event of a drop in battery voltage, so that the energy of the battery (2) is still below a normal level Limit of discharge can be exploited.
Wenn die Spannung am Relais zur Erregung bis zum Einschaltzustand ausreicht, wird in einem zweiten Betriebszustand ein positiver Impuls an der Klemme (28) über den Begrenzungs-Widerstand (30) auf die Basis-Elektrode (29) des zweiten Transistors (25) geleitet und der Ladekondensator (17) durch den Transistorstrom vom Relaiseingang (16) über das Relais (3) entladen und dadurch das Relais (3) in den Einschaltzustand erregt.If the voltage at the relay is sufficient for excitation up to the switched-on state, a positive pulse at the terminal (28) is conducted via the limiting resistor (30) to the base electrode (29) of the second transistor (25) in a second operating state and the charging capacitor (17) is discharged by the transistor current from the relay input (16) via the relay (3), thereby exciting the relay (3) to the on state.
In einem dritten Betriebszustand werden die Klemme (28) wieder mit dem Null-Pol verbunden, wodurch der zweite Transistor (25) gesperrt wird, und die Klemme (7) des Schalters (8) ebenfalls mit dem Nullpol verbunden, wodurch der erste Transistor (1) leitend wird, so daß der Stromkreis der Batterie (2) über den ersten Transistor (1) und die Spule des Relais (3) geschlossen ist und ein dem Erregungsstrom entgegengesetzter das Relais entregt.In a third operating state, the terminal (28) is again connected to the zero pole, whereby the second transistor (25) is blocked, and the terminal (7) of the switch (8) is also connected to the zero pole, whereby the first transistor ( 1) becomes conductive, so that the circuit of the battery (2) via the first transistor (1) and the coil of the relay (3) is closed and an excitation current opposite the relay is de-energized.
In Fig. 2 sind die Umschalter im Ausführungsbeispiel der Fig. 1 zugleich mit einer Steuerung für die Zeitfolge der Betriebszustände in einem Halbleiter-Baustein (35) zusammengefaßt, der den Generator (36) für die periodische Impulsspannung enthält. Dieser Mikroprozessor besitzt einen Ausgang (37) für das umzuschaltende Eingangssignal der Basis-Elektrode (5) des ersten Transistors (1) und einen zweiten Ausgang (38) für die zwischen dem Signal L und dem Signal H umzuschaltende Eingangsspannung der Basis-Elektrode (29) des zweiten Transistors (25), sowie die Anschlüsse (39) und (40) für die Versorgungsspannungen H und L. Damit ist der Aufbau der erfindungsgemäßen Schaltungsanordnung weiter wesentlich vereinfacht, so daß sie lediglich noch die beiden Transistoren (1) und (25), den Ladekondensator (17), Begrenzungswiderstände (6) und (30), sowie die Zenerdiode (34) für das Relais (3) enthält.In FIG. 2, the changeover switches in the exemplary embodiment of FIG. 1 are combined with a control for the time sequence of the operating states in a semiconductor module (35) which contains the generator (36) for the periodic pulse voltage. This microprocessor has an output (37) for the input signal of the base electrode (5) of the first transistor (1) to be switched and a second output (38) for the input voltage of the base electrode (29) to be switched between the signal L and the signal H. ) of the second transistor (25), and the connections (39) and (40) for the supply voltages H and L. This is the structure The circuit arrangement according to the invention is further significantly simplified, so that it only has the two transistors (1) and (25), the charging capacitor (17), limiting resistors (6) and (30), and the Zener diode (34) for the relay (3) contains.
Die Programmierung des Halbleiter-Bausteins (35), der vorzugsweise als Mikroprozessor oder ein Teil eines solchen ausgebildet ist, besteht in einfacher Weise aus Zeitgliedern zwischen denjenigen Baueinheiten, die bei dem Wechsel der Betriebszustände zur Wirkung gelangen und je nach Bedarf des Verwendungsfalls verschieden dimensioniert sind. Eine Mikroprozessor-Funktion kommt dabei in Form einer Zeitfolge mit vorgewählten Zeiten für die Betriebszustände zustande. Die übrigen Funktionen der Schaltung sind die gleichen wie bei dem Ausführungsbeispiel der Fig. 1 mit der Maßgabe, daß in dem Ausführungsbeispiel der Fig. 2 die Variante des in den zweiten Transistor (25) integrierten Gleichrichter-Zweiges (19) vorausgesetzt ist.The programming of the semiconductor module (35), which is preferably designed as a microprocessor or a part of such, consists in a simple manner of timers between those modules which come into effect when the operating states change and are dimensioned differently depending on the needs of the application . A microprocessor function comes about in the form of a time sequence with preselected times for the operating states. The remaining functions of the circuit are the same as in the embodiment of FIG. 1 with the proviso that in the embodiment of FIG. 2 the variant of the rectifier branch (19) integrated in the second transistor (25) is required.
Claims (5)
- Circuit configuration for the excitation and de-excitation of a bistable relay (3) of which the excitation voltage is higher and the de-excitation voltage lower than a voltage (H-L) of an available voltage source (2),- with a transistor and charging-capacitor switching combination (18) consisting of a first and a second transistor (1, 25) of opposite conductivity type, between the collectors of which is connected a charging capacitor (17) and whose emitters are connected on one or the other side, respectively, to the poles of the voltage source (2), and- in its de-excitation current direction the relay (3) being connected parallel to the second transistor (25) and the charging capacitor (17) and- a series connection of a diode (21) with a resistance (22) conducting counterdirectionally to the collector-emitter section of the second transistor (25) and being connected parallel to the said section and in each case- in a first operating state the base (5) of the first transistor (1) being subjected to a pulse voltage (H, L) and the second transistor (25) being maintained conducting/inhibited in a periodically alternating manner until the charging capacitor (17) has reached a charge voltage greater than the excitation voltage of the relay (3), or- thereafter in a second operating state the first transistor (1) is kept inhibited and the second transistor (25) conducting, with the result that the charging capacitor (17) excites the relay (3) in the energised state, or- thereafter in a third operating state the first transistor (1) is kept conducting, with the result that the relay (3) is de-excited with the current passing in the reverse direction.
- Circuit configuration according to claim 1, characterised in that the diode is functionally integrated in the base-collector section (32) of the second transistor (25).
- Circuit configuration according to either of claims 1 and 2, characterised in that the collector emitter section (33) of the first transistor (1) is connected parallel to a Zener diode (34) whose conductivity is counterdirectional to that of the collector-emitter section of the first transistor (1).
- Circuit configuration according to any of claims 1 to 3, characterised in that the base electrodes (5, 29) are in each case acted upon via their series resistor (6, 30) by output signals from voltage sources (L, H) or by a signal generator, said signals being automatically triggered in a preset sequence, using an automatic switching system if appropriate.
- Circuit configuration according to claim 4, characterised in that the preset sequence of the intended operating states is adapted to be controlled using a programmed or programmable subassembly, e.g. a semiconductor chip (35) with an integrated pulse generator "H/L" (36) and with a first changeover function between the direct voltages "L" and "H" of the voltage source (2) at a second output.
Priority Applications (1)
| Application Number | Priority Date | Filing Date | Title |
|---|---|---|---|
| DE58909010T DE58909010D1 (en) | 1989-03-01 | 1989-03-01 | Circuit arrangement for the excitation and de-excitation of a bistable relay. |
Applications Claiming Priority (1)
| Application Number | Priority Date | Filing Date | Title |
|---|---|---|---|
| DE19873730517 DE3730517A1 (en) | 1987-09-11 | 1987-09-11 | CIRCUIT ARRANGEMENT FOR THE EXCITATION AND EXCURSION OF A BISTABLE RELAY |
Publications (2)
| Publication Number | Publication Date |
|---|---|
| EP0384926A1 EP0384926A1 (en) | 1990-09-05 |
| EP0384926B1 true EP0384926B1 (en) | 1995-02-15 |
Family
ID=6335775
Family Applications (1)
| Application Number | Title | Priority Date | Filing Date |
|---|---|---|---|
| EP19890103561 Expired - Lifetime EP0384926B1 (en) | 1987-09-11 | 1989-03-01 | Circuit arrangement for energising and de-energising a bistable relay |
Country Status (2)
| Country | Link |
|---|---|
| EP (1) | EP0384926B1 (en) |
| DE (1) | DE3730517A1 (en) |
Families Citing this family (4)
| Publication number | Priority date | Publication date | Assignee | Title |
|---|---|---|---|---|
| US5699221A (en) * | 1993-02-24 | 1997-12-16 | Paralight Limited | Support bracket for an electrical unit |
| DE4325578A1 (en) * | 1993-07-30 | 1995-02-02 | Hartmann & Laemmle Elektronisc | Switching device for an electromagnet |
| US9305729B2 (en) | 2013-08-21 | 2016-04-05 | Littelfuse, Inc. | Capacitive driven normal relay emulator using voltage boost |
| CN103856098B (en) * | 2014-03-25 | 2016-01-20 | 泉州七星电气有限公司 | A kind of pulsed electricity getting device of line-failure indicator and method |
Family Cites Families (6)
| Publication number | Priority date | Publication date | Assignee | Title |
|---|---|---|---|---|
| USRE30150E (en) * | 1971-08-02 | 1979-11-13 | Ncr Corporation | Inductor drive means |
| DE3139502A1 (en) * | 1981-09-29 | 1983-04-14 | Mannesmann AG, 4000 Düsseldorf | Circuit for magnetically triggerable printing elements, such as for example printing needles, printing hammers or the like for printers, in particular for matrix printers |
| DE3239840C2 (en) * | 1982-10-27 | 1986-11-20 | Siemens AG, 1000 Berlin und 8000 München | Circuit arrangement for operating electromagnetic switching devices |
| DE3316251A1 (en) * | 1983-05-04 | 1984-11-08 | Robert Bosch Gmbh, 7000 Stuttgart | Circuit arrangement for DC voltage conversion |
| FR2577070B1 (en) * | 1985-02-05 | 1988-02-05 | Vedette Horlogerie | INTERFACE FOR BISTABLE RELAYS |
| US4757418A (en) * | 1987-01-30 | 1988-07-12 | Ncr Corporation | Solenoid driver circuit |
-
1987
- 1987-09-11 DE DE19873730517 patent/DE3730517A1/en active Granted
-
1989
- 1989-03-01 EP EP19890103561 patent/EP0384926B1/en not_active Expired - Lifetime
Also Published As
| Publication number | Publication date |
|---|---|
| DE3730517C2 (en) | 1993-04-29 |
| EP0384926A1 (en) | 1990-09-05 |
| DE3730517A1 (en) | 1989-03-23 |
Similar Documents
| Publication | Publication Date | Title |
|---|---|---|
| EP0043489A1 (en) | Switch with series-connected MOSFETs | |
| DE2907673A1 (en) | CIRCUIT FOR CONTROLLING A BISTABLE RELAY | |
| DE3741394C2 (en) | Circuit arrangement for protection against reverse polarity damage for load circuits with a MOS-FET as switching transistor | |
| EP0384926B1 (en) | Circuit arrangement for energising and de-energising a bistable relay | |
| DE3816476C1 (en) | ||
| DE1762444A1 (en) | Electronic pulse shaper circuit | |
| DE3124891C2 (en) | Transistor switching stage | |
| DE3418362C2 (en) | ||
| DE2355213A1 (en) | INTERRUPT-CONTROLLED TRANSISTOR IGNITION SYSTEM FOR AN COMBUSTION ENGINE | |
| DE2059140C3 (en) | Electronic circuit with switch properties | |
| DE1765454C3 (en) | Circuit arrangement with a Hall generator connected to a pulse generator | |
| DE3305674A1 (en) | Circuit arrangement for deenergising DC-energised magnet coils | |
| DE2821624C2 (en) | Relay switching stage | |
| DE1588524C3 (en) | ||
| DE3712572C1 (en) | Circuit arrangement for overvoltage protection and call current feed on a connection line for telecommunications, in particular telephone switching systems | |
| DE2415629A1 (en) | Temporary voltage dependent blocking cct. - triggers current branch on max. operating voltage, while reblocking on values below max. | |
| DE2040793A1 (en) | Control circuit for switching transistors | |
| DE4106597C2 (en) | Control circuit for solenoid | |
| DE2359555C3 (en) | Circuit arrangement for load-dependent control of a base load in electronic regulators with a pulse-width-controlled actuator | |
| DE1803840C3 (en) | Voltage regulator for a permanent magnet excited alternator | |
| DE3328309A1 (en) | Response circuit for electromagnets | |
| DE2734944C3 (en) | Circuit arrangement for preventing a harmful overvoltage at the connection terminals of an inductance, in particular at the connection terminals of a direct current motor, when the inductance is switched off | |
| EP0324902A2 (en) | Power supply for producing a regulated voltage | |
| DE967627C (en) | Device for accelerated switching of the polarities of electrical machines, especially DC machines | |
| DE3840991A1 (en) | Drive circuit for electromagnetic switchgear |
Legal Events
| Date | Code | Title | Description |
|---|---|---|---|
| PUAI | Public reference made under article 153(3) epc to a published international application that has entered the european phase |
Free format text: ORIGINAL CODE: 0009012 |
|
| 17P | Request for examination filed |
Effective date: 19900119 |
|
| AK | Designated contracting states |
Kind code of ref document: A1 Designated state(s): CH DE FR GB IT LI |
|
| 17Q | First examination report despatched |
Effective date: 19930528 |
|
| GRAA | (expected) grant |
Free format text: ORIGINAL CODE: 0009210 |
|
| AK | Designated contracting states |
Kind code of ref document: B1 Designated state(s): CH DE FR GB IT LI |
|
| PG25 | Lapsed in a contracting state [announced via postgrant information from national office to epo] |
Ref country code: IT Free format text: LAPSE BECAUSE OF FAILURE TO SUBMIT A TRANSLATION OF THE DESCRIPTION OR TO PAY THE FEE WITHIN THE PRE;WARNING: LAPSES OF ITALIAN PATENTS WITH EFFECTIVE DATE BEFORE 2007 MAY HAVE OCCURRED AT ANY TIME BEFORE 2007. THE CORRECT EFFECTIVE DATE MAY BE DIFFERENT FROM THE ONE RECORDED.SCRIBED TIME-LIMIT Effective date: 19950215 |
|
| ET | Fr: translation filed | ||
| GBT | Gb: translation of ep patent filed (gb section 77(6)(a)/1977) |
Effective date: 19950222 |
|
| REF | Corresponds to: |
Ref document number: 58909010 Country of ref document: DE Date of ref document: 19950323 |
|
| PG25 | Lapsed in a contracting state [announced via postgrant information from national office to epo] |
Ref country code: CH Effective date: 19950331 Ref country code: LI Effective date: 19950331 |
|
| REG | Reference to a national code |
Ref country code: CH Ref legal event code: PL |
|
| PLBE | No opposition filed within time limit |
Free format text: ORIGINAL CODE: 0009261 |
|
| STAA | Information on the status of an ep patent application or granted ep patent |
Free format text: STATUS: NO OPPOSITION FILED WITHIN TIME LIMIT |
|
| 26N | No opposition filed | ||
| PGFP | Annual fee paid to national office [announced via postgrant information from national office to epo] |
Ref country code: FR Payment date: 19960227 Year of fee payment: 8 |
|
| PGFP | Annual fee paid to national office [announced via postgrant information from national office to epo] |
Ref country code: GB Payment date: 19960228 Year of fee payment: 8 |
|
| PGFP | Annual fee paid to national office [announced via postgrant information from national office to epo] |
Ref country code: DE Payment date: 19960426 Year of fee payment: 8 |
|
| PG25 | Lapsed in a contracting state [announced via postgrant information from national office to epo] |
Ref country code: GB Effective date: 19970301 |
|
| GBPC | Gb: european patent ceased through non-payment of renewal fee |
Effective date: 19970301 |
|
| PG25 | Lapsed in a contracting state [announced via postgrant information from national office to epo] |
Ref country code: FR Free format text: LAPSE BECAUSE OF NON-PAYMENT OF DUE FEES Effective date: 19971128 |
|
| PG25 | Lapsed in a contracting state [announced via postgrant information from national office to epo] |
Ref country code: DE Effective date: 19971202 |
|
| REG | Reference to a national code |
Ref country code: FR Ref legal event code: ST |