EP0290465A1 - Appareil et procede d'execution d'instructions de branchements - Google Patents

Appareil et procede d'execution d'instructions de branchements

Info

Publication number
EP0290465A1
EP0290465A1 EP19870901236 EP87901236A EP0290465A1 EP 0290465 A1 EP0290465 A1 EP 0290465A1 EP 19870901236 EP19870901236 EP 19870901236 EP 87901236 A EP87901236 A EP 87901236A EP 0290465 A1 EP0290465 A1 EP 0290465A1
Authority
EP
European Patent Office
Prior art keywords
instruction
sequence
execution
condition
instructions
Prior art date
Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
Ceased
Application number
EP19870901236
Other languages
German (de)
English (en)
Inventor
Douglas W. Clark
Debra Bernstein
Current Assignee (The listed assignees may be inaccurate. Google has not performed a legal analysis and makes no representation or warranty as to the accuracy of the list.)
Digital Equipment Corp
Original Assignee
Digital Equipment Corp
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by Digital Equipment Corp filed Critical Digital Equipment Corp
Publication of EP0290465A1 publication Critical patent/EP0290465A1/fr
Ceased legal-status Critical Current

Links

Classifications

    • G—PHYSICS
    • G06—COMPUTING; CALCULATING OR COUNTING
    • G06F—ELECTRIC DIGITAL DATA PROCESSING
    • G06F9/00—Arrangements for program control, e.g. control units
    • G06F9/06—Arrangements for program control, e.g. control units using stored programs, i.e. using an internal store of processing equipment to receive or retain programs
    • G06F9/30—Arrangements for executing machine instructions, e.g. instruction decode
    • G06F9/38—Concurrent instruction execution, e.g. pipeline or look ahead
    • G06F9/3836—Instruction issuing, e.g. dynamic instruction scheduling or out of order instruction execution
    • G06F9/3842—Speculative instruction execution
    • G06F9/3846—Speculative instruction execution using static prediction, e.g. branch taken strategy

Landscapes

  • Engineering & Computer Science (AREA)
  • Software Systems (AREA)
  • Theoretical Computer Science (AREA)
  • Physics & Mathematics (AREA)
  • General Engineering & Computer Science (AREA)
  • General Physics & Mathematics (AREA)
  • Advance Control (AREA)

Abstract

Dans un système canalisé de traitement de données employant des micro-instructions provenant d'une mémoire micro-programmable, le procédé de mise en application d'une macro-instruction de branchement conditionnel consiste à utiliser la séquence de micro-instructions pour laquelle la séquence d'instructions potentielles a été préparée en vue de son exécution, pendant que la séquence d'instructions d'origine reste en exécution, même si les résultats du test conditionnel ne sont pas déterminés. Lorsqu'on détermine que la condition est fausse, la séquence d'instructions en exécution se poursuit et la séquence d'instructions extraite n'est pas activée. Lorsqu'on détermine que la condition est vraie, la nouvelle séquence d'instructions peut être exécutée immédiatement et les résultats de la séquence fausse d'origine peuvent être écartés. Lors de macro-instructions de branchement conditionnel pour lesquelles la probabilité de branchement est étendue, on exécute une instruction de branchement non conditionnelle, afin d'éxécuter immédiatement la séquence d'instructions à plus forte probabilité, et on exécute l'instruction de branchement conditionnel décrit ci-dessus, afin de déterminer le résultat de la condition.
EP19870901236 1986-01-29 1987-01-29 Appareil et procede d'execution d'instructions de branchements Ceased EP0290465A1 (fr)

Applications Claiming Priority (2)

Application Number Priority Date Filing Date Title
US82377686A 1986-01-29 1986-01-29
US823776 1986-01-29

Related Child Applications (1)

Application Number Title Priority Date Filing Date
EP92201162A Division EP0500193A1 (fr) 1986-01-29 1987-01-29 Dispositif et méthode pour exécution des instructions de branchement

Publications (1)

Publication Number Publication Date
EP0290465A1 true EP0290465A1 (fr) 1988-11-17

Family

ID=25239679

Family Applications (1)

Application Number Title Priority Date Filing Date
EP19870901236 Ceased EP0290465A1 (fr) 1986-01-29 1987-01-29 Appareil et procede d'execution d'instructions de branchements

Country Status (5)

Country Link
EP (1) EP0290465A1 (fr)
JP (1) JPH01500066A (fr)
AU (1) AU7021387A (fr)
CA (1) CA1285657C (fr)
WO (1) WO1987004821A1 (fr)

Families Citing this family (3)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
JPS6341932A (ja) * 1985-08-22 1988-02-23 Nec Corp 分岐命令処理装置
JPH01283635A (ja) * 1988-05-11 1989-11-15 Nec Corp バッファ制御回路
SE510295C2 (sv) * 1997-07-21 1999-05-10 Ericsson Telefon Ab L M Metod vid processor för att hantera villkorade hoppinstruktioner samt processor anpassad att verka enligt den angivna metoden

Family Cites Families (6)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US4200927A (en) * 1978-01-03 1980-04-29 International Business Machines Corporation Multi-instruction stream branch processing mechanism
JPS56140445A (en) * 1980-04-01 1981-11-02 Hitachi Ltd Information processing device
US4373180A (en) * 1980-07-09 1983-02-08 Sperry Corporation Microprogrammed control system capable of pipelining even when executing a conditional branch instruction
JPS57153342A (en) * 1981-03-19 1982-09-21 Mitsubishi Electric Corp Pipeline computer
JPS6049339A (ja) * 1983-08-30 1985-03-18 Dainippon Screen Mfg Co Ltd 複製画像の編集装置
US4742451A (en) * 1984-05-21 1988-05-03 Digital Equipment Corporation Instruction prefetch system for conditional branch instruction for central processor unit

Non-Patent Citations (1)

* Cited by examiner, † Cited by third party
Title
See references of WO8704821A1 *

Also Published As

Publication number Publication date
JPH01500066A (ja) 1989-01-12
JPH0350295B2 (fr) 1991-08-01
AU7021387A (en) 1987-08-25
WO1987004821A1 (fr) 1987-08-13
CA1285657C (fr) 1991-07-02

Similar Documents

Publication Publication Date Title
US5235686A (en) Computer system having mixed macrocode and microcode
US4594659A (en) Method and apparatus for prefetching instructions for a central execution pipeline unit
US3736567A (en) Program sequence control
US5127091A (en) System for reducing delay in instruction execution by executing branch instructions in separate processor while dispatching subsequent instructions to primary processor
JP2846406B2 (ja) 分岐処理方法及び分岐処理装置
US5325495A (en) Reducing stall delay in pipelined computer system using queue between pipeline stages
US4584640A (en) Method and apparatus for a compare and swap instruction
JP2846407B2 (ja) 例外処理方法及び例外処理装置
US5341482A (en) Method for synchronization of arithmetic exceptions in central processing units having pipelined execution units simultaneously executing instructions
US4775927A (en) Processor including fetch operation for branch instruction with control tag
US4574344A (en) Entry control store for enhanced CPU pipeline performance
US6760835B1 (en) Instruction branch mispredict streaming
US5095426A (en) Data processing system for effectively handling exceptions during execution of two different types of instructions
JPH0139132B2 (fr)
EP0592404A1 (fr) Appareil et procede d'obtention d'une ante-memoire a blocage
US4679138A (en) Microsequencer in a data processing system using stack storage for controlling the sequencing of microroutines
EP0290465A1 (fr) Appareil et procede d'execution d'instructions de branchements
CN108958798B (zh) 指令翻译电路、处理器电路及其执行方法
JPS63228225A (ja) ディジタルコンピュータシステム
US5928357A (en) Circuitry and method for performing branching without pipeline delay
US4742449A (en) Microsequencer for a data processing system using a unique trap handling technique
EP0500193A1 (fr) Dispositif et méthode pour exécution des instructions de branchement
EP0221741A2 (fr) Séquenceurs d'ordinateur microprogrammés
AU615438B2 (en) Apparatus and method for synchronization of arithmetic exceptions in parallel pipelined execution units
US7613911B2 (en) Prefetching exception vectors by early lookup exception vectors within a cache memory

Legal Events

Date Code Title Description
PUAI Public reference made under article 153(3) epc to a published international application that has entered the european phase

Free format text: ORIGINAL CODE: 0009012

17P Request for examination filed

Effective date: 19880808

AK Designated contracting states

Kind code of ref document: A1

Designated state(s): CH DE FR GB IT LI NL

17Q First examination report despatched

Effective date: 19900723

STAA Information on the status of an ep patent application or granted ep patent

Free format text: STATUS: THE APPLICATION HAS BEEN REFUSED

18R Application refused

Effective date: 19921019

APAF Appeal reference modified

Free format text: ORIGINAL CODE: EPIDOSCREFNE

RIN1 Information on inventor provided before grant (corrected)

Inventor name: CLARK, DOUGLAS, W.

Inventor name: BERNSTEIN, DEBRA