EP0195883A2 - Glitch energy reduction in digital gray scale CRT diplay - Google Patents
Glitch energy reduction in digital gray scale CRT diplay Download PDFInfo
- Publication number
- EP0195883A2 EP0195883A2 EP86100110A EP86100110A EP0195883A2 EP 0195883 A2 EP0195883 A2 EP 0195883A2 EP 86100110 A EP86100110 A EP 86100110A EP 86100110 A EP86100110 A EP 86100110A EP 0195883 A2 EP0195883 A2 EP 0195883A2
- Authority
- EP
- European Patent Office
- Prior art keywords
- crt
- display system
- glitch
- control grid
- crt display
- Prior art date
- Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
- Withdrawn
Links
Images
Classifications
-
- G—PHYSICS
- G09—EDUCATION; CRYPTOGRAPHY; DISPLAY; ADVERTISING; SEALS
- G09G—ARRANGEMENTS OR CIRCUITS FOR CONTROL OF INDICATING DEVICES USING STATIC MEANS TO PRESENT VARIABLE INFORMATION
- G09G1/00—Control arrangements or circuits, of interest only in connection with cathode-ray tube indicators; General aspects or details, e.g. selection emphasis on particular characters, dashed line or dotted line generation; Preprocessing of data
- G09G1/002—Intensity circuits
Definitions
- This invention relates to display circuitry in general and more particularly to a technique for reducing distortion in gray scale cathode ray tube (CRT) display devices during transitions of CRT beam intensities.
- CRT cathode ray tube
- FIG. 1 A block diagram of a digitally driven gray scale CRT display system is shown in Fig. 1.
- a digital representation of sixteen different beam intensity levels can be accomplished by the binary state of the signal levels on lines 2-5 from an array of logic drivers 1 to a digital to an analog (D/A) converter 6.
- the D/A converter 6 produces one of sixteen different output voltages which is then applied to a video amplifier 8 along line 7.
- the output of the video amplifier 7 is applied to the cathode of a CRT 9 to control the beam intensity thereof, as is well known to those of skill in the art.
- the problem would be similar when using other configurations involving greater or lesser resolution; that is, the beam intensity would momentarily be about twice the intended intensity when transitioning from a binary value in which the highest order bit is zero and all lower order bits are one to a value in which the highest order bit is one and all lower order bits are zero. Additionally, it will be understood that the problem also occurs when the intensity is being lowered one step from (in the example of a system with sixteen level resolution) an intensity level corresponding to the binary value of eight to an intensity level corresponding to the binary value of seven.
- a circuit comprising a high pass filter and DC restoration network is driven by the video amplifier output signal and applied to the control grid of the CRT.
- No signal conditioning is employed prior to the output of the video amplifier circuit. That is, the higher order bits of the binary value corresponding to the desired intensity level are not delayed and no sample and hold circuitry is employed between the D/A converter and the video amplifier.
- the fast changing glitch energy at the output of the video amplifier passes through the high pass filter and, when coupled to the control grid of the CRT through the DC bias restoration network, provides a circuit configuration in which the cathode and control grid of the CRT are employed as a difference amplifier.
- the CRT beam intensity is a function of the difference between the control grid and cathode voltages.
- logic drivers 1 apply a parallel, multiple bit digital signal along lines 2-5 to the D/A converter 6.
- This multiple bit digital signal is converted to an analog voltage level by the D/A converter 6, as is well-known in the art, which is applied to the video amplifier 8 along line 7.
- No conditioning or compensation to reduce glitch energy is employed up to this point. That is, the highest order bits of the binary signal are not delayed with respect to the lower order bits, nor is any sample and hold circuitry employed between the output of the D/A converter 6 and the input of the video amplifier 8.
- a high pass filter is employed to derive only the fast changing glitch portion of the video amplifier output waveform for this control grid modulation, without passing the lower frequency portion of the video amplifier output waveform which is all that is present during smooth beam intensity transitions which do not include glitches.
- Fig. 2a the cause of beam intensity glitches in such CRT display systems is graphically illustrated.
- waveform 15, representative of the highest order, or most significant bit of the signal from the logic drivers 1 applied to the D/A converter 6, is at a valid, high level at time to. This is significantly earlier in time than t,, at which latter time the least significant bits represented by waveforms 16 and 17 fall to valid, low levels.
- t1 the waveform has responded to the earlier transition of only waveform 15 (Fig. 2a).
- t2 the waveform has video amplifier has responded to the analog value associated with the digital value reached by t1 in Fig 2a.
- D/A converters of the current switching type are commercially available for use as the D/A converter 6.
- a typical configuration of such a D/A converter is shown in Fig. 3.
- the current switch portion of the D/A converter comprises current switching elements 20a-20n and current sources 21 a-21 connected to lines driven by the least significant bit to the most significant bit, respectively, of the binary value applied from the logic drivers to the D/A converter.
- the current sources 21 a.21 are connected in series between a summing network 22 and the switching elements 20a-20n.
- the output of the D/A converter is taken from the summing network 22 for application to the input of a video amplifier.
- a typical configuration of a video amplifier is shown for a high resolution, high pel density display with fast transition characteristics.
- the amplifier in Fig. 4 is of a cascode configuration wherein the base of transistor 33 is driven by the output of a D/A converter through an impedance matching and speed-up circuit which comprises resistors 30 and 31 and capacitor 32. Base drive of transistor 33 causes current to flow through resistor 34 proportional to the voltage at the base of transistor 33. With appropriate base bias to the cascode transistor 35, current flow through transistor 33 and resistor 34 also flows through the collector and emitter of transistor 35, the shunt peaking inductor 36 and the load resistor 37. The output of the differential amplifier is taken at the collector terminal of the cascode transistor 35.
- the cascode transistor 35 is utilized to minimize the Miller effect associated with increased effective input capacitance due to high voltage gain. (Even though the overall amplifier voltage gain is high, that of the first stage -realized by transistor 33, emitter resistor 34 and the equivalent impedance of the collector 33 -is very low. The lower effective input capacitance allows for faster transitions.)
- Resistor 34 and capacitor 38 form a zero to cancel out a pole at the output formed by resistor 37 and the combination of the output capacitance of transistor 35, the cathode capacitance of the CRT, as well as circuit board stray capacitance at the collector of transistor 35.
- the high pass filter and DC restoration network of this invention is shown in Fig. 5.
- the output of the video amplifier 8, connected to the cathode of the CRT 9 is coupled through the high pass filter capacitor 41 to the control grid of the CRT 9.
- Potentiometer 42 controls the DC bias voltage (V red of the control grid. This bias voltage is filtered by capacitor 43.
- capacitor 41 couples the glitch energy from the video amplifier 8 to the control grid of the CRT 9.
- Diode 44 allows the control grid to follow the glitch waveform downward but resets on the upswing of this waveform. This arrangement prevents the DC level of the control grid from shifting depending on the number of glitches encountered by the system.
- Diode 44 and resistor 45 form the DC restoration network.
- Resistor 45 provides a discharge path for capacitor 41 when diode 44 is turned off.
- the waveform in Fig. 6a is the uncorrected waveform presented by the video amplifier to the cathode of the CRT 9 by the circuit configuration shown in Fig. 1.
- the waveform in Fig. 6b is the signal applied to the control grid of the CRT 9 which is derived from the high pass filter and DC restoration circuit shown in detail in Fig. 5.
- the waveform in Fig. 6c is the resulting difference in the waveforms of Figs. 6a and 6b. It is, therefore, clear in Fig. 6c that the glitch shown in the uncorrected waveform of Fig. 6a is substantially reduced in the resulting, perceived waveform represented by Fig. 6c.
- Fig. 7 shows the effect of the addition of the high pass filter and DC restoration network circuitry of Fig. 5 on waveforms having no glitch energy.
- the waveform shown by the dashed line in Fig. 7 is the video amplifier output while the waveform shown by the solid line in Fig. 7 represents the net beam intensity change as a result of coupling the video amplifier output waveform to the control grid through the high pass filter and DC restoration circuit.
- a high pass filter and DC restoration circuit couples the control grid of the CRT to the video amplifier such that the cathode and control grid substantially track each other during a glitch. This results in no substantial change in beam intensity as would otherwise be perceived during a glitch. This is accomplished without signal conditioning prior to the output of the video amplifier circuit by means of either delaying the higher order bits of the binary value corresponding to the desired intensity level or sampling and holding the analog output of the D/A converter prior to application of that signal to the video amplifier.
Landscapes
- Engineering & Computer Science (AREA)
- Radar, Positioning & Navigation (AREA)
- Remote Sensing (AREA)
- Physics & Mathematics (AREA)
- Computer Hardware Design (AREA)
- General Physics & Mathematics (AREA)
- Theoretical Computer Science (AREA)
- Liquid Crystal Display Device Control (AREA)
- Picture Signal Circuits (AREA)
- Transforming Electric Information Into Light Information (AREA)
- Testing, Inspecting, Measuring Of Stereoscopic Televisions And Televisions (AREA)
- Processing Of Color Television Signals (AREA)
- Spectrometry And Color Measurement (AREA)
Abstract
Description
- This invention relates to display circuitry in general and more particularly to a technique for reducing distortion in gray scale cathode ray tube (CRT) display devices during transitions of CRT beam intensities.
- The popularity of digitally controlled CRT display systems capable of gray scale presentation is increasing for graphical and text display applications in the office system environment A block diagram of a digitally driven gray scale CRT display system is shown in Fig. 1. A digital representation of sixteen different beam intensity levels can be accomplished by the binary state of the signal levels on lines 2-5 from an array of
logic drivers 1 to a digital to an analog (D/A)converter 6. Depending on the levels of the signals on lines 2-5, the D/A converter 6 produces one of sixteen different output voltages which is then applied to avideo amplifier 8 alongline 7. The output of thevideo amplifier 7 is applied to the cathode of a CRT 9 to control the beam intensity thereof, as is well known to those of skill in the art. - A problem occurs with conventional TTL logic components in providing the logic levels on lines 2-5 from the
logic drivers 1 to the D/A converter 6. As one example, it requires more time for a TTL circuit to transition from an up level to a down level than it does for the same circuit to transition from a down level to an up level. With this fact in mind, consider the result of changing the beam intensity from that associated with a binary seven (0111) to a binary eight (1000). The zero bit in the binary seven transitions to a one before the one bits in the seven transition to zeroes. Thus, momentarily, the D/A converter 6 is presented with the binary value of fifteen (1111) until the one bits in the binary seven transition to the zero bits in the binary fifteen. With a high speed and accurate D/A converter as would be found in high speed, high performance CRT display systems, the momentary presentation of the binary value of fifteen would result in a momentary increase of beam intensity to the maximum in this system before it resumed operation at a beam intensity level associated with the binary value of eight, which is only one step difference in intensity from that associated with the binary value of seven. This explanation, of course, has assumed a sixteen level intensity resolution associated with a four bit binary value to define the intensity level. The problem would be similar when using other configurations involving greater or lesser resolution; that is, the beam intensity would momentarily be about twice the intended intensity when transitioning from a binary value in which the highest order bit is zero and all lower order bits are one to a value in which the highest order bit is one and all lower order bits are zero. Additionally, it will be understood that the problem also occurs when the intensity is being lowered one step from (in the example of a system with sixteen level resolution) an intensity level corresponding to the binary value of eight to an intensity level corresponding to the binary value of seven. - One solution to this problem has been to introduce a delay in the higher order bits of the binary value from the logic drivers. This results in less of a glitch during the transitions described above but also lowers the response time of the display device when large intensity transitions are required. For even slower applications, the glitch problem has been overcome by analog sample and hold circuitry at the output of the D/A converter to delay the signal from the D/A converter into the video amplifier until that signal has had time to stabilize to a value corresponding to the desired state.
- It would, therefore, be greatly advantageous to sub- stantally eliminate the above-described glitch problem in fast gray scale video amplifiers in a very inexpensive manner without any of the speed compromises described above relative to prior art solutions to this problem.
- Accordingly, a circuit comprising a high pass filter and DC restoration network is driven by the video amplifier output signal and applied to the control grid of the CRT. No signal conditioning is employed prior to the output of the video amplifier circuit. That is, the higher order bits of the binary value corresponding to the desired intensity level are not delayed and no sample and hold circuitry is employed between the D/A converter and the video amplifier. The fast changing glitch energy at the output of the video amplifier passes through the high pass filter and, when coupled to the control grid of the CRT through the DC bias restoration network, provides a circuit configuration in which the cathode and control grid of the CRT are employed as a difference amplifier. The CRT beam intensity is a function of the difference between the control grid and cathode voltages. Thus, as the cathode and control grid substantially track each other during a glitch, there is not the substantial change in beam intensity as would be perceived during a glitch without this circuitry between the cathode and control grid circuits.
- The foregoing and other objects, features, extensions and advantages of the invention will be apparent from the following more particular description of a preferred embodiment of the invention, as illustrated in the accompanying drawings.
- Brief Description of Drawings
- Fig. 1 is a block diagram of the system configuration of this invention including both the well known components of a digital gray scale CRT display system and, additionally, the high pass filter and DC restoration network of this invention to substantially minimize glitch energy in the CRT beam.
- Figs. 2a and 2b is a waveforms illustrative of the origin of glitch energy in an uncompensated digital gray scale CRT display system.
- Fig. 3 illustrates a D/A converter configuration which may be used in the configuration of a CRT display system employing this invention.
- Fig. 4 illustrates a video amplifier circuit which may be used in the configuration of a CRT display system employing this invention.
- Fig. 5 is a schematic circuit of the high pass filter and DC restoration network of this invention which provides for a minimization of glitch energy during CRT beam intensity transitions.
- Figs. 6a6c are waveforms illustrative of the glitch energy rejection accomplished by the CRT beam intensity control system of this invention using the difference of cathode and control grid voltages to control beam intensity.
- Fig. 7 is a waveform illustrative of the effect of the additional circuitry of this invention on waveforms having zero glitch energy.
- Referring again to Fig. 1, which shows a block diagram of the system configuration of a gray scale CRT display system employing this invention,
logic drivers 1 apply a parallel, multiple bit digital signal along lines 2-5 to the D/A converter 6. This multiple bit digital signal is converted to an analog voltage level by the D/A converter 6, as is well-known in the art, which is applied to thevideo amplifier 8 alongline 7. No conditioning or compensation to reduce glitch energy is employed up to this point. That is, the highest order bits of the binary signal are not delayed with respect to the lower order bits, nor is any sample and hold circuitry employed between the output of the D/A converter 6 and the input of thevideo amplifier 8. - In prior art gray scale CRT display systems, the output of the video amplifier has been applied directly to the cathode of the CRT for beam intensity control while the control grid has been biased independently of the video amplifier drive to the cathode. However, it has been discovered that by deriving the portion of the video amplifier output waveform which includes the glitch energy and using this signal to modulate the control grid voltage during the duration of the glitch, the glitch can effectively be cancelled because the control grid and cathode of the CRT are used as a difference amplifier. Thus, this result is obtained because the CRT beam intensity is a function of the difference between grid and cathode voltages. As will be discussed in more detail below, a high pass filter is employed to derive only the fast changing glitch portion of the video amplifier output waveform for this control grid modulation, without passing the lower frequency portion of the video amplifier output waveform which is all that is present during smooth beam intensity transitions which do not include glitches.
- In Fig. 2, the cause of beam intensity glitches in such CRT display systems is graphically illustrated. It will be noted in Fig. 2a that
waveform 15, representative of the highest order, or most significant bit of the signal from thelogic drivers 1 applied to the D/A converter 6, is at a valid, high level at time to. This is significantly earlier in time than t,, at which latter time the least significant bits represented by waveforms 16 and 17 fall to valid, low levels. Referring . to the video amplifier output waveforms shown in Fig. 2b, by t1 the waveform has responded to the earlier transition of only waveform 15 (Fig. 2a). By t2 the waveform has video amplifier has responded to the analog value associated with the digital value reached by t1 in Fig 2a. - For
logic drivers 1, readily available, fast TTL logic may be employed. D/A converters of the current switching type are commercially available for use as the D/A converter 6. A typical configuration of such a D/A converter is shown in Fig. 3. The current switch portion of the D/A converter comprises current switching elements 20a-20n and current sources 21 a-21 connected to lines driven by the least significant bit to the most significant bit, respectively, of the binary value applied from the logic drivers to the D/A converter. The current sources 21 a.21 are connected in series between asumming network 22 and the switching elements 20a-20n. The output of the D/A converter is taken from thesumming network 22 for application to the input of a video amplifier. - In Fig. 4, a typical configuration of a video amplifier is shown for a high resolution, high pel density display with fast transition characteristics. The amplifier in Fig. 4 is of a cascode configuration wherein the base of
transistor 33 is driven by the output of a D/A converter through an impedance matching and speed-up circuit which comprisesresistors capacitor 32. Base drive oftransistor 33 causes current to flow throughresistor 34 proportional to the voltage at the base oftransistor 33. With appropriate base bias to thecascode transistor 35, current flow throughtransistor 33 andresistor 34 also flows through the collector and emitter oftransistor 35, theshunt peaking inductor 36 and theload resistor 37. The output of the differential amplifier is taken at the collector terminal of thecascode transistor 35. Thecascode transistor 35 is utilized to minimize the Miller effect associated with increased effective input capacitance due to high voltage gain. (Even though the overall amplifier voltage gain is high, that of the first stage -realized bytransistor 33,emitter resistor 34 and the equivalent impedance of the collector 33 -is very low. The lower effective input capacitance allows for faster transitions.) -
Resistor 34 andcapacitor 38 form a zero to cancel out a pole at the output formed byresistor 37 and the combination of the output capacitance oftransistor 35, the cathode capacitance of the CRT, as well as circuit board stray capacitance at the collector oftransistor 35. - The high pass filter and DC restoration network of this invention is shown in Fig. 5. The output of the
video amplifier 8, connected to the cathode of the CRT 9 is coupled through the highpass filter capacitor 41 to the control grid of the CRT 9.Potentiometer 42 controls the DC bias voltage (V red of the control grid. This bias voltage is filtered bycapacitor 43. Thus,capacitor 41 couples the glitch energy from thevideo amplifier 8 to the control grid of the CRT 9.Diode 44 allows the control grid to follow the glitch waveform downward but resets on the upswing of this waveform. This arrangement prevents the DC level of the control grid from shifting depending on the number of glitches encountered by the system. -
Diode 44 andresistor 45 form the DC restoration network.Resistor 45 provides a discharge path forcapacitor 41 whendiode 44 is turned off. - Referring now to Figs. 6a-6c, the waveform in Fig. 6a is the uncorrected waveform presented by the video amplifier to the cathode of the CRT 9 by the circuit configuration shown in Fig. 1. The waveform in Fig. 6b is the signal applied to the control grid of the CRT 9 which is derived from the high pass filter and DC restoration circuit shown in detail in Fig. 5. The waveform in Fig. 6c is the resulting difference in the waveforms of Figs. 6a and 6b. It is, therefore, clear in Fig. 6c that the glitch shown in the uncorrected waveform of Fig. 6a is substantially reduced in the resulting, perceived waveform represented by Fig. 6c.
- Fig. 7 shows the effect of the addition of the high pass filter and DC restoration network circuitry of Fig. 5 on waveforms having no glitch energy. The waveform shown by the dashed line in Fig. 7 is the video amplifier output while the waveform shown by the solid line in Fig. 7 represents the net beam intensity change as a result of coupling the video amplifier output waveform to the control grid through the high pass filter and DC restoration circuit.
- In summary, a circuit addition has been described for a digital, gray scale CRT display circuit to substantially reduce glitch distortion during CRT beam intensity changes. A high pass filter and DC restoration circuit couples the control grid of the CRT to the video amplifier such that the cathode and control grid substantially track each other during a glitch. This results in no substantial change in beam intensity as would otherwise be perceived during a glitch. This is accomplished without signal conditioning prior to the output of the video amplifier circuit by means of either delaying the higher order bits of the binary value corresponding to the desired intensity level or sampling and holding the analog output of the D/A converter prior to application of that signal to the video amplifier.
- While the invention has been shown and described with reference to particular embodiments thereof, it will be understood by those skilled in the art that the foregoing and other changes in form and details may be made therein without departing from the spirit and scope of the invention.
Claims (14)
Applications Claiming Priority (2)
Application Number | Priority Date | Filing Date | Title |
---|---|---|---|
US70680185A | 1985-02-28 | 1985-02-28 | |
US706801 | 1985-02-28 |
Publications (2)
Publication Number | Publication Date |
---|---|
EP0195883A2 true EP0195883A2 (en) | 1986-10-01 |
EP0195883A3 EP0195883A3 (en) | 1990-07-11 |
Family
ID=24839095
Family Applications (1)
Application Number | Title | Priority Date | Filing Date |
---|---|---|---|
EP86100110A Withdrawn EP0195883A3 (en) | 1985-02-28 | 1986-01-07 | Glitch energy reduction in digital gray scale crt diplay |
Country Status (2)
Country | Link |
---|---|
EP (1) | EP0195883A3 (en) |
JP (1) | JPS61201573A (en) |
Citations (3)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
US3965389A (en) * | 1970-05-09 | 1976-06-22 | Ferranti, Limited | Beamed-intensity control systems for cathode-ray tubes |
US4017681A (en) * | 1974-09-09 | 1977-04-12 | U.S. Philips Corporation | Television receiver including a beam current limiting circuit |
FR2550899A1 (en) * | 1983-08-18 | 1985-02-22 | Bbc Brown Boveri & Cie | AMPLIFIER ASSEMBLY |
Family Cites Families (2)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
JPS5126834B1 (en) * | 1970-04-01 | 1976-08-09 | ||
JPS58205905A (en) * | 1982-05-24 | 1983-12-01 | Sony Corp | Noise eliminating circuit |
-
1985
- 1985-11-13 JP JP25300585A patent/JPS61201573A/en active Pending
-
1986
- 1986-01-07 EP EP86100110A patent/EP0195883A3/en not_active Withdrawn
Patent Citations (3)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
US3965389A (en) * | 1970-05-09 | 1976-06-22 | Ferranti, Limited | Beamed-intensity control systems for cathode-ray tubes |
US4017681A (en) * | 1974-09-09 | 1977-04-12 | U.S. Philips Corporation | Television receiver including a beam current limiting circuit |
FR2550899A1 (en) * | 1983-08-18 | 1985-02-22 | Bbc Brown Boveri & Cie | AMPLIFIER ASSEMBLY |
Also Published As
Publication number | Publication date |
---|---|
JPS61201573A (en) | 1986-09-06 |
EP0195883A3 (en) | 1990-07-11 |
Similar Documents
Publication | Publication Date | Title |
---|---|---|
US4446440A (en) | Dual mode amplifier | |
US4430625A (en) | Power amplifier | |
US4498057A (en) | Power amplifier with power supply switching | |
EP0352009B1 (en) | Amplifier circuit | |
EP0369716A2 (en) | Amplifying circuit | |
US4185301A (en) | Scanning velocity modulation system | |
KR100188367B1 (en) | Buffer circuit with wide dynamic range | |
US4293875A (en) | Wide bandwidth video amplifier | |
US4383248A (en) | Latchable fast settling digital to analog converter bit switch | |
US3946275A (en) | Binary switching video amplifier | |
EP0196694A1 (en) | Picture display device | |
US3403291A (en) | Intensity control circuit | |
US5335068A (en) | Gamma compensating circuit method and apparatus of a color TV camera | |
EP0195883A2 (en) | Glitch energy reduction in digital gray scale CRT diplay | |
US4461960A (en) | High speed switching circuit | |
US5767662A (en) | Amplifier having single-ended input and differential output and method for amplifying a signal | |
US4633145A (en) | Brightness control circuit for display apparatus with color picture tube | |
US5267270A (en) | Digital transmission circuit | |
CS270203B2 (en) | Connection for digital picture signal processing | |
US4675726A (en) | Drive adjustment control for video output stage | |
US4604555A (en) | Intensity modulation circuit for cathode-ray tubes | |
US4074147A (en) | Switching amplifiers | |
US4672451A (en) | Dynamic digital video correction circuit | |
US4495469A (en) | Differential amplifier output leading circuit, and intermediate frequency amplifier using same | |
US5502413A (en) | Switchable constant gain summing circuit |
Legal Events
Date | Code | Title | Description |
---|---|---|---|
PUAI | Public reference made under article 153(3) epc to a published international application that has entered the european phase |
Free format text: ORIGINAL CODE: 0009012 |
|
AK | Designated contracting states |
Kind code of ref document: A2 Designated state(s): DE FR GB IT |
|
17P | Request for examination filed |
Effective date: 19861212 |
|
PUAL | Search report despatched |
Free format text: ORIGINAL CODE: 0009013 |
|
AK | Designated contracting states |
Kind code of ref document: A3 Designated state(s): DE FR GB IT |
|
17Q | First examination report despatched |
Effective date: 19911128 |
|
STAA | Information on the status of an ep patent application or granted ep patent |
Free format text: STATUS: THE APPLICATION IS DEEMED TO BE WITHDRAWN |
|
18D | Application deemed to be withdrawn |
Effective date: 19930303 |
|
RIN1 | Information on inventor provided before grant (corrected) |
Inventor name: LE, TRUNG |