US4495469A - Differential amplifier output leading circuit, and intermediate frequency amplifier using same - Google Patents

Differential amplifier output leading circuit, and intermediate frequency amplifier using same Download PDF

Info

Publication number
US4495469A
US4495469A US06/442,328 US44232882A US4495469A US 4495469 A US4495469 A US 4495469A US 44232882 A US44232882 A US 44232882A US 4495469 A US4495469 A US 4495469A
Authority
US
United States
Prior art keywords
pair
circuit
differential
electrodes
emitter follower
Prior art date
Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
Expired - Fee Related
Application number
US06/442,328
Inventor
Tatsuo Numata
Current Assignee (The listed assignees may be inaccurate. Google has not performed a legal analysis and makes no representation or warranty as to the accuracy of the list.)
Pioneer Corp
Original Assignee
Pioneer Electronic Corp
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by Pioneer Electronic Corp filed Critical Pioneer Electronic Corp
Assigned to PIONEER ELECTRONIC CORPORATION reassignment PIONEER ELECTRONIC CORPORATION ASSIGNMENT OF ASSIGNORS INTEREST. Assignors: NUMATA, TATSUO
Application granted granted Critical
Publication of US4495469A publication Critical patent/US4495469A/en
Anticipated expiration legal-status Critical
Expired - Fee Related legal-status Critical Current

Links

Images

Classifications

    • H—ELECTRICITY
    • H03—ELECTRONIC CIRCUITRY
    • H03F—AMPLIFIERS
    • H03F3/00—Amplifiers with only discharge tubes or only semiconductor devices as amplifying elements
    • H03F3/189—High-frequency amplifiers, e.g. radio frequency amplifiers
    • H03F3/19—High-frequency amplifiers, e.g. radio frequency amplifiers with semiconductor devices only
    • H—ELECTRICITY
    • H03—ELECTRONIC CIRCUITRY
    • H03G—CONTROL OF AMPLIFICATION
    • H03G11/00—Limiting amplitude; Limiting rate of change of amplitude ; Clipping in general
    • H03G11/06—Limiters of angle-modulated signals; such limiters combined with discriminators

Definitions

  • This invention relates to differential amplifier output leading circuits, and more particularly to a differential amplifier output leading circuit which is employed in the IF (intermediate frequency) amplifier stage of a tuner.
  • the IF amplifier of an FM tuner is, in general, designed so that differential amplifiers having a current limiter characteristic are cascade-connected in several stages, and the differential outputs of the differential amplifier of the last stage are applied to an FM detector circuit in the following stage.
  • the outputs of these differential amplifiers are subjected to AM detection, to obtain an IF level signal meter driving signal.
  • the signals for AM detection are provided by leading one of the differential outputs of each differential amplifier, and accordingly the loads of the pair of differential outputs of each differential amplifier are unbalanced.
  • the FM detector circuit is designed so that it receives the balanced outputs of the IF amplifier.
  • the balanced output is substantially unbalanced by the unbalanced loads of the differential amplifier described above.
  • the AMR amplitude variation elimination ratio
  • each differential amplifier is applied through buffer circuits, or emitter follower circuits, to another differential amplifier in the next stage or to the FM detector circuit, and the load of each emitter follower circuit is a resistance load. Accordingly, the signal current flows through the resistance load to the reference voltage line, thus adversely affecting other circuits.
  • the IF amplifier, the FM detector circuit, and other relevant circuits are integrated on a single semiconductor chip, this bad influence cannot be neglected; that is, the circuit becomes unstable, the AMR becomes worse, and the signal is distorted.
  • FIG. 1 shows the signal characeristics of a multistage type IF amplifier and an FM detector circuit.
  • the curves 11, 12, 13 and 14 indicate the variations of the FM detection level, AMR, the signal level and the signal distortion with respect to input levels, respectively.
  • the conventional circuit is disadvantageous in that, for the aforementioned reasons, the characteristics greatly vary with respect to the input signal levels.
  • An object of this invention is to provide a differential amplifier output leading circuit which can lead a drive output to a level meter or the like without affecting the balanced outputs of the differential amplifier.
  • Another object of the invention is to provide an IF amplifier in which deterioration in AMR of the tuner is prevented, and the signal distortion is minimized.
  • a specific feature of the differential amplifier output leading circuit according to the invention resides in that a pair of active elements, the controlled electrodes of which are commonly connected to one another, are provided, a pair of differential outputs of the differential amplifier being applied to the control electrodes of the pair of active elements, respectively.
  • a specific feature of the IF amplifier resides in that an IF signal is applied to the input of the differential amplifier described above, an IF signal meter driving signal is led out of the commonly connected electrodes of the pair of active elements, and a pair of differential outputs of the differential amplifier are supplied to a detector circuit.
  • FIG. 1 is a graphical representation showing characteristics of a conventional IF amplifier of a tuner
  • FIG. 2 is a circuit diagram showing an IF amplifier of an FM tuner according to one embodiment of this invention.
  • FIG. 3 is a comparison characteristic diagram showing the effect of the invention.
  • FIG. 2 is a circuit diagram of one embodiment of the invention, i.e., an IF amplifier in an FM tuner.
  • the IF amplifier is made up of three stages 1, 2 and 3 of differential amplifiers which are cascade-connected.
  • output leading circuits 4, 5 and 6 are provided in order to lead the balanced differential outputs of the differential amplifiers 1, 2 and 3 to the following stage and to an IF signal meter driving amplifier 8.
  • output leading circuits 4, 5 and 6 are provided.
  • the balanced output of the output leading circuit 6 of the last stage is applied to an FM detector circuit 7 which comprises, for instance, a conventional quadrature detector.
  • the differential amplifiers 1, 2 and 3 comprise differential transistor pairs Q 1 and Q 2 , Q 3 and Q 4 , and Q 5 and Q 6 , respectively.
  • Constant current sources for these differential transistors are comprised of a transistor Q 7 and a resistor R 1 , a transistor Q 8 and a resistor R 2 , and a transistor Q 9 and a resistor R 3 , respectively.
  • a predetermined bias voltage is applied to the bases of the transistors Q 7 -Q 9 .
  • Load resistors R 4 through R 9 are connected to the collectors of the differential transistors Q 1 through Q 6 , respectively. Voltages developed across these load resistors are employed as balanced inputs to the output leading circuits 4, 5 and 6, respectively.
  • the output leading circuits 4, 5 and 6 include emitter follower transistors Q 10 and Q 11 , Q 12 and Q 13 , and Q 14 and Q 15 , to the bases of which the balanced differential outputs of the differential amplifiers 1, 2 and 3 are applied, respectively.
  • the loads of the emitter follower transistors Q 10 -Q 15 are constant current loads made up of transistors Q 16 through Q 21 and resistors R 10 through R 15 . Therefore, the predetermined bias voltage is commonly applied to the bases of the transistors Q 16 through Q 21 .
  • the emitter follower outputs are applied to the bases of transistor pairs Q 22 and Q 23 , Q 24 and Q 25 , and Q 26 and Q 27 , respectively.
  • the controlled electrodes thereof i.e., the collectors and the emitters are connected to each other, respectively.
  • a predetermined bias voltage is applied to the common emitters respectively through resistors R 16 , R 17 and R 18 .
  • the common collectors are further connected together and are then connected to the input side of the driving circuit 8 for an IF signal meter.
  • the meter driving circuit 8 has a current mirror circuit comprising transistors Q 28 through Q 30 and resistors R 19 and R 20 .
  • the common collector outputs of the output leading circuits 4, 5 and 6 are applied to the input of the mirror circuit.
  • a voltage developed across an output resistor R 21 of the mirror circuit is applied to an emitter follower circuit including a transistor Q 31 and a resistor R 22 , to drive the meter 9.
  • the circuit operates as an IF amplifier having a limiter function.
  • the loads of the emitter follower transistors Q 10 through Q 15 are constant current loads, and therefore signal currents are not applied to the earth line at all. Accordingly, the stability of the entire circuit is remarkably improved, and in association with the improvement in AMR, deterioration of the signal distortion is eliminated.
  • these transistors can be operated as class B or C amplifiers, i.e., they can be used as AM detectors.
  • the IF signal level can be readily detected.
  • the detection output in this case is twice as large as that in the case where a single AM detection transistor is employed; that is, the detection efficiency is improved by as much.
  • FIG. 3 shows the characteristics of the circuits in FIG. 2.
  • these characteristics are designated by the same reference numerals as those in FIG. 1.
  • employment of the circuit according to the invention advantageously suppresses the variation in AMR, signal distortion and signal level with respect to the input levels.
  • differential balanced outputs can be obtained without unbalancing the outputs of the differential amplifiers.
  • the application of this arrangement to an IF amplifier of a tuner will improve the AMR, and the signal distortion.

Landscapes

  • Engineering & Computer Science (AREA)
  • Power Engineering (AREA)
  • Amplifiers (AREA)

Abstract

A differential output leading circuit forming a part of an IF amplifier includes a pair of common collector connected transistors which receive, at control electrodes, outputs from a differential amplifier, by way of emitter follower circuits having constant current loads.

Description

BACKGROUND OF THE INVENTION
This invention relates to differential amplifier output leading circuits, and more particularly to a differential amplifier output leading circuit which is employed in the IF (intermediate frequency) amplifier stage of a tuner.
The IF amplifier of an FM tuner is, in general, designed so that differential amplifiers having a current limiter characteristic are cascade-connected in several stages, and the differential outputs of the differential amplifier of the last stage are applied to an FM detector circuit in the following stage. The outputs of these differential amplifiers are subjected to AM detection, to obtain an IF level signal meter driving signal. The signals for AM detection are provided by leading one of the differential outputs of each differential amplifier, and accordingly the loads of the pair of differential outputs of each differential amplifier are unbalanced. On the other hand, the FM detector circuit is designed so that it receives the balanced outputs of the IF amplifier. However, the balanced output is substantially unbalanced by the unbalanced loads of the differential amplifier described above. As a result, the AMR (amplitude variation elimination ratio) becomes considerably worse.
The differential outputs of each differential amplifier are applied through buffer circuits, or emitter follower circuits, to another differential amplifier in the next stage or to the FM detector circuit, and the load of each emitter follower circuit is a resistance load. Accordingly, the signal current flows through the resistance load to the reference voltage line, thus adversely affecting other circuits. In the case where the IF amplifier, the FM detector circuit, and other relevant circuits are integrated on a single semiconductor chip, this bad influence cannot be neglected; that is, the circuit becomes unstable, the AMR becomes worse, and the signal is distorted. FIG. 1 shows the signal characeristics of a multistage type IF amplifier and an FM detector circuit. In FIG. 1, the curves 11, 12, 13 and 14 indicate the variations of the FM detection level, AMR, the signal level and the signal distortion with respect to input levels, respectively. As is apparent from FIG. 1, the conventional circuit is disadvantageous in that, for the aforementioned reasons, the characteristics greatly vary with respect to the input signal levels.
SUMMARY OF THE INVENTION
An object of this invention is to provide a differential amplifier output leading circuit which can lead a drive output to a level meter or the like without affecting the balanced outputs of the differential amplifier.
Another object of the invention is to provide an IF amplifier in which deterioration in AMR of the tuner is prevented, and the signal distortion is minimized.
A specific feature of the differential amplifier output leading circuit according to the invention resides in that a pair of active elements, the controlled electrodes of which are commonly connected to one another, are provided, a pair of differential outputs of the differential amplifier being applied to the control electrodes of the pair of active elements, respectively.
Furthermore, a specific feature of the IF amplifier resides in that an IF signal is applied to the input of the differential amplifier described above, an IF signal meter driving signal is led out of the commonly connected electrodes of the pair of active elements, and a pair of differential outputs of the differential amplifier are supplied to a detector circuit.
BRIEF DESCRIPTION OF THE DRAWINGS
FIG. 1 is a graphical representation showing characteristics of a conventional IF amplifier of a tuner;
FIG. 2 is a circuit diagram showing an IF amplifier of an FM tuner according to one embodiment of this invention; and
FIG. 3 is a comparison characteristic diagram showing the effect of the invention.
DETAILED DESCRIPTION OF THE PREFERRED EMBODIMENTS
FIG. 2 is a circuit diagram of one embodiment of the invention, i.e., an IF amplifier in an FM tuner. The IF amplifier is made up of three stages 1, 2 and 3 of differential amplifiers which are cascade-connected. In order to lead the balanced differential outputs of the differential amplifiers 1, 2 and 3 to the following stage and to an IF signal meter driving amplifier 8, output leading circuits 4, 5 and 6 are provided. The balanced output of the output leading circuit 6 of the last stage is applied to an FM detector circuit 7 which comprises, for instance, a conventional quadrature detector. The differential amplifiers 1, 2 and 3 comprise differential transistor pairs Q1 and Q2, Q3 and Q4, and Q5 and Q6, respectively. Constant current sources for these differential transistors are comprised of a transistor Q7 and a resistor R1, a transistor Q8 and a resistor R2, and a transistor Q9 and a resistor R3, respectively. A predetermined bias voltage is applied to the bases of the transistors Q7 -Q9.
Load resistors R4 through R9 are connected to the collectors of the differential transistors Q1 through Q6, respectively. Voltages developed across these load resistors are employed as balanced inputs to the output leading circuits 4, 5 and 6, respectively.
The output leading circuits 4, 5 and 6 include emitter follower transistors Q10 and Q11, Q12 and Q13, and Q14 and Q15, to the bases of which the balanced differential outputs of the differential amplifiers 1, 2 and 3 are applied, respectively. The loads of the emitter follower transistors Q10 -Q15 are constant current loads made up of transistors Q16 through Q21 and resistors R10 through R15. Therefore, the predetermined bias voltage is commonly applied to the bases of the transistors Q16 through Q21. The emitter follower outputs are applied to the bases of transistor pairs Q22 and Q23, Q24 and Q25, and Q26 and Q27, respectively. In each of these pairs of transistors, the controlled electrodes thereof, i.e., the collectors and the emitters are connected to each other, respectively. A predetermined bias voltage is applied to the common emitters respectively through resistors R16, R17 and R18. The common collectors are further connected together and are then connected to the input side of the driving circuit 8 for an IF signal meter.
The meter driving circuit 8 has a current mirror circuit comprising transistors Q28 through Q30 and resistors R19 and R20. The common collector outputs of the output leading circuits 4, 5 and 6 are applied to the input of the mirror circuit. A voltage developed across an output resistor R21 of the mirror circuit is applied to an emitter follower circuit including a transistor Q31 and a resistor R22, to drive the meter 9. As an IF signal is supplied to the input of the differential amplifier 1 of the first stage, the circuit operates as an IF amplifier having a limiter function.
In the circuit thus organized, one pair of differential outputs of each of the differential amplifiers 1, 2 and 3 is led in balance to the following stage circuit and the IF signal meter driving circuit 8. Therefore, the loads of the emitter follower outputs are equal, and the balanced differential outputs of each differential amplifier are not unbalanced. Accordingly, no amplitude variation is caused in the input of the FM detector circuit 7, and therefore detection output distortion of the FM detector circuit due to amplitude variation is eliminated.
The loads of the emitter follower transistors Q10 through Q15 are constant current loads, and therefore signal currents are not applied to the earth line at all. Accordingly, the stability of the entire circuit is remarkably improved, and in association with the improvement in AMR, deterioration of the signal distortion is eliminated.
By setting the common emitter bias of the transistors Q22 through Q27 to a suitable value, these transistors can be operated as class B or C amplifiers, i.e., they can be used as AM detectors. In this case, the IF signal level can be readily detected. Furthermore, as these transistors are driven by opposite phase inputs, the detection output in this case is twice as large as that in the case where a single AM detection transistor is employed; that is, the detection efficiency is improved by as much.
FIG. 3 shows the characteristics of the circuits in FIG. 2. In FIG. 3, these characteristics are designated by the same reference numerals as those in FIG. 1. As is apparent from FIG. 3, employment of the circuit according to the invention advantageously suppresses the variation in AMR, signal distortion and signal level with respect to the input levels.
As is apparent from the above description, according to the invention, with a very simple arrangement, differential balanced outputs can be obtained without unbalancing the outputs of the differential amplifiers. The application of this arrangement to an IF amplifier of a tuner will improve the AMR, and the signal distortion.

Claims (8)

What is claimed is:
1. A differential amplifier output leading circuit, comprising: plural active elements, controlled electrodes of which are commonly connected; means for applying a pair of differential outputs of a differential amplifier respectively to control electrodes of said active elements, an output being led out of said commonly connected electrodes of said active elements; said applying means comprising a pair of emitter follower circuits receiving said pair of differential outputs as inputs thereof; and a pair of constant current sources constituting loads of said pair of emitter follower circuits, the emitter follower outputs of said pair of emitter follower circuit being applied to said control electrodes, respectively.
2. A circuit as claimed in claim 1, said constant current sources comprising transistor and resistor pairs having a predetermined bias voltage commonly applied thereto.
3. A circuit as claimed in claim 1, said plural active elements comprising a transistor pair having commonly connected collector and emitter electrodes, and receiving a predetermined bias voltage.
4. An intermediate frequency amplifier circuit, comprising: a differential amplifier to which an intermediate frequency signal is inputted; plural active elements, controlled electrodes of which are commonly connected; and means for applying a pair of differential outputs of said differential amplifier respectively to control electrodes of said active elements, a signal for an intermediate frequency level meter being led out of said commonly connected electrodes of said active elements, and means for supplying the pair of differential outputs of said differential amplifier to a detector circuit in a following stage.
5. A circuit as claimed in claim 4, said applying means comprising a pair of emitter follower circuits for receiving, as inputs thereof, said pair of differential outputs, respectively; and a respective pair of constant current sources constituting loads of said pair of emitter follower circuits, the emitter follower outputs of said pair of emitter follower circuits being applied to said control electrodes, respectively.
6. A circuit as claimed in claim 5, said constant current sources comprising transistor and resistor pairs having a predetermined bias voltage commonly applied thereto.
7. A circuit as claimed in claim 4, said plural active elements comprising a transistor pair having commonly connected collector and emitter electrodes, and receiving a predetermined bias voltage.
8. A circuit as claimed in claim 4, said intermediate frequency level meter including current mirror circuit means receiving an output signal from said commonly connected electrodes.
US06/442,328 1981-11-17 1982-11-17 Differential amplifier output leading circuit, and intermediate frequency amplifier using same Expired - Fee Related US4495469A (en)

Applications Claiming Priority (2)

Application Number Priority Date Filing Date Title
JP56-184053 1981-11-17
JP56184053A JPS5885605A (en) 1981-11-17 1981-11-17 Output deriving circuit of differential amplifier and intermediate frequency amplifying circuit using said circuit

Publications (1)

Publication Number Publication Date
US4495469A true US4495469A (en) 1985-01-22

Family

ID=16146545

Family Applications (1)

Application Number Title Priority Date Filing Date
US06/442,328 Expired - Fee Related US4495469A (en) 1981-11-17 1982-11-17 Differential amplifier output leading circuit, and intermediate frequency amplifier using same

Country Status (2)

Country Link
US (1) US4495469A (en)
JP (1) JPS5885605A (en)

Cited By (2)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US4731653A (en) * 1985-11-16 1988-03-15 Blaupunkt-Werke Gmbh Multi-channel, controlled amplification factor electronic amplifier construction, particularly for color TV contrast adjustment
AU635201B2 (en) * 1987-12-24 1993-03-18 Scott Bader Company Limited Thickened cross-linkable polymer compositions useful in sheet and granular moulding compounds

Citations (4)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US3290520A (en) * 1965-01-26 1966-12-06 Rca Corp Circuit for detecting amplitude threshold with means to keep threshold constant
US3444472A (en) * 1967-06-12 1969-05-13 Sylvania Electric Prod Sense amplifier circuit
US4197505A (en) * 1977-02-08 1980-04-08 Hitachi, Ltd. Limiter circuit
US4272728A (en) * 1979-08-28 1981-06-09 Rca Corporation Differential-input amplifier circuit

Family Cites Families (1)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
JPS5424630A (en) * 1977-07-27 1979-02-24 Nec Corp Magnetic ink droplet generator

Patent Citations (4)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US3290520A (en) * 1965-01-26 1966-12-06 Rca Corp Circuit for detecting amplitude threshold with means to keep threshold constant
US3444472A (en) * 1967-06-12 1969-05-13 Sylvania Electric Prod Sense amplifier circuit
US4197505A (en) * 1977-02-08 1980-04-08 Hitachi, Ltd. Limiter circuit
US4272728A (en) * 1979-08-28 1981-06-09 Rca Corporation Differential-input amplifier circuit

Cited By (2)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US4731653A (en) * 1985-11-16 1988-03-15 Blaupunkt-Werke Gmbh Multi-channel, controlled amplification factor electronic amplifier construction, particularly for color TV contrast adjustment
AU635201B2 (en) * 1987-12-24 1993-03-18 Scott Bader Company Limited Thickened cross-linkable polymer compositions useful in sheet and granular moulding compounds

Also Published As

Publication number Publication date
JPS5885605A (en) 1983-05-23
JPH035092B2 (en) 1991-01-24

Similar Documents

Publication Publication Date Title
US2310342A (en) Balanced direct and alternating current amplifiers
EP0352009B1 (en) Amplifier circuit
US4586000A (en) Transformerless current balanced amplifier
US6246289B1 (en) Variable-gain multistage amplifier with broad bandwidth and reduced phase variations
US4446443A (en) Amplifier having reduced power dissipation and improved slew rate
US3786362A (en) Balanced output operational amplifier
US4445054A (en) Full-wave rectifying circuit
US4442549A (en) Meter drive circuit
US4117418A (en) Electric amplifier
US4495469A (en) Differential amplifier output leading circuit, and intermediate frequency amplifier using same
US3968453A (en) Gain control circuit
US4005371A (en) Bias circuit for differential amplifier
US3970947A (en) Multi-stage differential amplifier circuit with means for compensating the temperature drift of a constant current source transistor
EP0164182A1 (en) JFET active load input stage
US4910477A (en) Bridge-type linear amplifier with wide dynamic range and high efficiency
US4794348A (en) Linear wideband differential amplifier and method for linearizing the same
US4825104A (en) Comparator
US4745370A (en) Adjustable phase shift circuit
US4318050A (en) AM Detecting circuit
US4309656A (en) Level indicating circuit
EP0115165A2 (en) Active load circuit
US5767662A (en) Amplifier having single-ended input and differential output and method for amplifying a signal
US4064463A (en) Amplifier circuit
US5502413A (en) Switchable constant gain summing circuit
US4714897A (en) Monolithically integratable signal amplifier stage with high output dynamics

Legal Events

Date Code Title Description
AS Assignment

Owner name: PIONEER ELECTRONIC CORPORTION, NO. 4-1, MEGURO 1-C

Free format text: ASSIGNMENT OF ASSIGNORS INTEREST.;ASSIGNOR:NUMATA, TATSUO;REEL/FRAME:004326/0094

Effective date: 19821111

FEPP Fee payment procedure

Free format text: PAYOR NUMBER ASSIGNED (ORIGINAL EVENT CODE: ASPN); ENTITY STATUS OF PATENT OWNER: LARGE ENTITY

FPAY Fee payment

Year of fee payment: 4

FPAY Fee payment

Year of fee payment: 8

FEPP Fee payment procedure

Free format text: PAYER NUMBER DE-ASSIGNED (ORIGINAL EVENT CODE: RMPN); ENTITY STATUS OF PATENT OWNER: LARGE ENTITY

Free format text: PAYOR NUMBER ASSIGNED (ORIGINAL EVENT CODE: ASPN); ENTITY STATUS OF PATENT OWNER: LARGE ENTITY

REMI Maintenance fee reminder mailed
LAPS Lapse for failure to pay maintenance fees
FP Lapsed due to failure to pay maintenance fee

Effective date: 19970122

STCH Information on status: patent discontinuation

Free format text: PATENT EXPIRED DUE TO NONPAYMENT OF MAINTENANCE FEES UNDER 37 CFR 1.362