EP0192139A3 - Frame buffer memory controller - Google Patents

Frame buffer memory controller Download PDF

Info

Publication number
EP0192139A3
EP0192139A3 EP86101598A EP86101598A EP0192139A3 EP 0192139 A3 EP0192139 A3 EP 0192139A3 EP 86101598 A EP86101598 A EP 86101598A EP 86101598 A EP86101598 A EP 86101598A EP 0192139 A3 EP0192139 A3 EP 0192139A3
Authority
EP
European Patent Office
Prior art keywords
frame buffer
buffer memory
memory controller
pixel
read
Prior art date
Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
Withdrawn
Application number
EP86101598A
Other languages
German (de)
French (fr)
Other versions
EP0192139A2 (en
Inventor
David L. Knierim
Current Assignee (The listed assignees may be inaccurate. Google has not performed a legal analysis and makes no representation or warranty as to the accuracy of the list.)
Tektronix Inc
Original Assignee
Tektronix Inc
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by Tektronix Inc filed Critical Tektronix Inc
Publication of EP0192139A2 publication Critical patent/EP0192139A2/en
Publication of EP0192139A3 publication Critical patent/EP0192139A3/en
Withdrawn legal-status Critical Current

Links

Classifications

    • G—PHYSICS
    • G09—EDUCATION; CRYPTOGRAPHY; DISPLAY; ADVERTISING; SEALS
    • G09G—ARRANGEMENTS OR CIRCUITS FOR CONTROL OF INDICATING DEVICES USING STATIC MEANS TO PRESENT VARIABLE INFORMATION
    • G09G5/00—Control arrangements or circuits for visual indicators common to cathode-ray tube indicators and other visual indicators
    • G09G5/36—Control arrangements or circuits for visual indicators common to cathode-ray tube indicators and other visual indicators characterised by the display of a graphic pattern, e.g. using an all-points-addressable [APA] memory
    • G09G5/39—Control of the bit-mapped memory

Landscapes

  • Engineering & Computer Science (AREA)
  • Physics & Mathematics (AREA)
  • Computer Hardware Design (AREA)
  • General Physics & Mathematics (AREA)
  • Theoretical Computer Science (AREA)
  • Controls And Circuits For Display Device (AREA)
  • Image Input (AREA)
  • Digital Computer Display Output (AREA)

Abstract

A frame buffer memory controller (24) allows rapid image updating while maintaining screen refresh data flow rate. One frame buffer memory controller (24) controls one or more pixel depth columns comprising one or more frame buffer memory chips (22) per pixel. Each frame buffer memory controller (24) listens on a display processor bus (26) for read, write or read-modify-write commands addres­ sed to a pixel, or memory chip, under its control. Such commands, along with the associated addresses and data, are stored in a first-in, first-out (FIFO) buffer (35) for execution during the first free memory cycle.
EP86101598A 1985-02-19 1986-02-07 Frame buffer memory controller Withdrawn EP0192139A3 (en)

Applications Claiming Priority (2)

Application Number Priority Date Filing Date Title
US70298285A 1985-02-19 1985-02-19
US702982 1991-05-20

Publications (2)

Publication Number Publication Date
EP0192139A2 EP0192139A2 (en) 1986-08-27
EP0192139A3 true EP0192139A3 (en) 1990-04-25

Family

ID=24823451

Family Applications (1)

Application Number Title Priority Date Filing Date
EP86101598A Withdrawn EP0192139A3 (en) 1985-02-19 1986-02-07 Frame buffer memory controller

Country Status (3)

Country Link
EP (1) EP0192139A3 (en)
JP (1) JPS61190387A (en)
CA (1) CA1264496A (en)

Families Citing this family (6)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US4903217A (en) * 1987-02-12 1990-02-20 International Business Machines Corp. Frame buffer architecture capable of accessing a pixel aligned M by N array of pixels on the screen of an attached monitor
GB2203317B (en) * 1987-04-02 1991-04-03 Ibm Display system
JPH05282199A (en) * 1992-03-30 1993-10-29 Sony Corp Image memory
EP0618560B1 (en) * 1993-03-29 1999-12-29 Koninklijke Philips Electronics N.V. Window-based memory architecture for image compilation
DE69422324T2 (en) * 1993-03-29 2000-07-27 Koninklijke Philips Electronics N.V., Eindhoven Memory architecture with windows for compiling images
CN109410828B (en) * 2018-11-29 2020-12-08 宗仁科技(平潭)有限公司 LED point light source driving method, system and controller

Citations (2)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US4092728A (en) * 1976-11-29 1978-05-30 Rca Corporation Parallel access memory system
WO1983003036A1 (en) * 1982-02-24 1983-09-01 Lahti, Mauritz, Johan, Birger Telecommunication system for transmitting data information by means of a digital exchange

Family Cites Families (2)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
JPS58123138A (en) * 1982-01-18 1983-07-22 Toshio Imao Memory controlling system for display
JPS59232390A (en) * 1983-06-16 1984-12-27 株式会社東芝 Display

Patent Citations (3)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US4092728A (en) * 1976-11-29 1978-05-30 Rca Corporation Parallel access memory system
US4150364A (en) * 1976-11-29 1979-04-17 Rca Corporation Parallel access memory system
WO1983003036A1 (en) * 1982-02-24 1983-09-01 Lahti, Mauritz, Johan, Birger Telecommunication system for transmitting data information by means of a digital exchange

Non-Patent Citations (1)

* Cited by examiner, † Cited by third party
Title
ELECTRONIC DESIGN, vol. 32, no. 14, July 1984, pages 135-142, Waseca, MN, Denville, NJ, US; H. ASSARPOUR: "Graphics controller chip raises video data rate, is simpler to program" *

Also Published As

Publication number Publication date
CA1264496A (en) 1990-01-16
JPS61190387A (en) 1986-08-25
EP0192139A2 (en) 1986-08-27

Similar Documents

Publication Publication Date Title
US5065346A (en) Method and apparatus for employing a buffer memory to allow low resolution video data to be simultaneously displayed in window fashion with high resolution video data
US4769762A (en) Control device for writing for multi-window display
US5109520A (en) Image frame buffer access speedup by providing multiple buffer controllers each containing command FIFO buffers
JPS6473470A (en) Image processing system and processing of pixel data thereof
EP0318259A3 (en) Software configurable memory architecture for data processing system having graphics capability
IE842671L (en) Split screen smooth scrolling arrangement
CA2001616A1 (en) Buffer memory device for packet data and method of controlling the device
EP0240410A3 (en) Pixel processor
EP0279228A3 (en) A frame buffer in or for a raster scan video display
CA2066454A1 (en) Apparatus and method for maintaining cache/main memory consistency
JPS641027A (en) Video equipment for giving video data to display device
EP0398510A3 (en) Video random access memory
HK56995A (en) Method and apparatus for writing directly to a frame buffer in a computer having a windowing system controlling its screen display.
WO1995012164A3 (en) Frame buffer system designed for windowing operations
WO1999021162B1 (en) Basic input-output system (bios) read-only memory (rom) with capability for vertical scrolling of bitmapped graphic data by columns
JPS6426978A (en) Detecting system for display pattern
EP0192139A3 (en) Frame buffer memory controller
ATE31370T1 (en) METHOD OF WRITING DATA INTO A REFRESH MEMORY OF A DISPLAY DEVICE.
EP0267967A4 (en) Image processing apparatus
EP0265643A3 (en) Image data processing apparatus and method with display image control function
DE3377683D1 (en) A data display system
JP2566911B2 (en) Dual port memory
JPH02310592A (en) Screen scroll control system
JPS5381018A (en) Memory control system on disply unit
JPS6017485A (en) Image split controller

Legal Events

Date Code Title Description
PUAI Public reference made under article 153(3) epc to a published international application that has entered the european phase

Free format text: ORIGINAL CODE: 0009012

AK Designated contracting states

Kind code of ref document: A2

Designated state(s): DE FR GB NL

PUAL Search report despatched

Free format text: ORIGINAL CODE: 0009013

AK Designated contracting states

Kind code of ref document: A3

Designated state(s): DE FR GB NL

17P Request for examination filed

Effective date: 19900531

17Q First examination report despatched

Effective date: 19911105

STAA Information on the status of an ep patent application or granted ep patent

Free format text: STATUS: THE APPLICATION IS DEEMED TO BE WITHDRAWN

18D Application deemed to be withdrawn

Effective date: 19920901

RIN1 Information on inventor provided before grant (corrected)

Inventor name: KNIERIM, DAVID L.