EP0168389A1 - Terminal de communication generique - Google Patents

Terminal de communication generique

Info

Publication number
EP0168389A1
EP0168389A1 EP84900681A EP84900681A EP0168389A1 EP 0168389 A1 EP0168389 A1 EP 0168389A1 EP 84900681 A EP84900681 A EP 84900681A EP 84900681 A EP84900681 A EP 84900681A EP 0168389 A1 EP0168389 A1 EP 0168389A1
Authority
EP
European Patent Office
Prior art keywords
signals
microprocessor
terminal
data processing
processing units
Prior art date
Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
Withdrawn
Application number
EP84900681A
Other languages
German (de)
English (en)
Inventor
James P. O'neil
Ken R. Powell
Current Assignee (The listed assignees may be inaccurate. Google has not performed a legal analysis and makes no representation or warranty as to the accuracy of the list.)
TERM-TRONICS Inc
TERM TRONICS Inc
Original Assignee
TERM-TRONICS Inc
TERM TRONICS Inc
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by TERM-TRONICS Inc, TERM TRONICS Inc filed Critical TERM-TRONICS Inc
Publication of EP0168389A1 publication Critical patent/EP0168389A1/fr
Withdrawn legal-status Critical Current

Links

Classifications

    • G—PHYSICS
    • G06—COMPUTING; CALCULATING OR COUNTING
    • G06F—ELECTRIC DIGITAL DATA PROCESSING
    • G06F13/00—Interconnection of, or transfer of information or other signals between, memories, input/output devices or central processing units
    • G06F13/38—Information transfer, e.g. on bus
    • G06F13/382—Information transfer, e.g. on bus using universal interface adapter
    • G06F13/387—Information transfer, e.g. on bus using universal interface adapter for adaptation of different data processing systems to different peripheral devices, e.g. protocol converters for incompatible systems, open system
    • G—PHYSICS
    • G06—COMPUTING; CALCULATING OR COUNTING
    • G06F—ELECTRIC DIGITAL DATA PROCESSING
    • G06F13/00—Interconnection of, or transfer of information or other signals between, memories, input/output devices or central processing units
    • G06F13/38—Information transfer, e.g. on bus
    • G06F13/382—Information transfer, e.g. on bus using universal interface adapter
    • G06F13/385—Information transfer, e.g. on bus using universal interface adapter for adaptation of a particular data processing system to different peripheral devices

Definitions

  • the present invention relates to the field of data pro ⁇ cessing and, more particularly, to an apparatus and method for providing communication between a terminal and any one of a plu- rality of data processing units, of which each data processing unit may be characterized by signals of a unique protocol and/or functional characteristics.
  • Data processing units such as computers
  • the computer may be located in an area which is climate controlled and which provides for monitoring of the computer by trained technicians, whereas the terminals may be located, instead, in the user's own office or home, distantly removed from the computer.
  • Remotely located ter- minals are often found in applications where a user may wish to contact any one of a number of computers via a telephone or leased circuit link in order to take advantage of specialized services associated with each computer.
  • asynchronous In communications between a computer and user termi- nals, the information which is exchanged is of a predetermined protocol.
  • three primary systems of protocol are in use: asynchronous, synchronous and system network architecture.
  • signals are exchanged between computer and terminal in the form of eleven bits per word, each word including one or two bits to indicate the start of the word and one bit to indicate the end.
  • Synchronous operation involves communicating with streams of digital signals in which each individual word is defined by seven bits without the use of start or end bits.
  • a similar arrangement is used for sys- tern network architecture protocol.
  • communi ⁇ cation between a terminal and a data processing unit requires identity of functional characteristics.
  • Such characteristics relate to the manner in which control functions, e.g. error detecting, screen enabling, line sizing, etc., are effected between the data processing unit and the terminal.
  • functional characteristics relate to a presentation level
  • the terminal operate with the same system protocol and the same func ⁇ tional characteristics as the computer with which communication is desired. For instance, a synchronous terminal could not com ⁇ municate with an asynchronous computer, and vice versa.
  • system protocol and func- tional characteristics are hereafter referred to as system format.
  • a user having a terminal generating and receiving signals of one protocol cannot communi ⁇ cate with a data processing unit of another protocol.
  • a terminal configured to operate with a computer manufac ⁇ tured by Digital Electronics Corporation which traditionally uses asynchronous protocol, cannot be used to communicate with a Honeywell computer which utilizes synchronous operation.
  • Users find themselves severely limited as to the number of data pro- cessing units with which they may communicate by means of the one terminal they may own or lease. Users may also find themselves severely limited by the functionality characteristics of their terminal even if the same line protocol is being used and they can communicate in a limited mode. 5
  • manufacturers of data processing units may switch from one system format to another as new types of equip ⁇ ment are added to their existing product lines.
  • IBM for exam ⁇ ple, manufactures a Model 3031 data processing unit which uti ⁇ lizes asynchronous communication, but also makes a Model 3276 Q data processing unit which utilizes bisynchronous and synchronous data link control communications protocols.
  • a Model 3031 data processing unit which uti ⁇ lizes asynchronous communication
  • a Model 3276 Q data processing unit which utilizes bisynchronous and synchronous data link control communications protocols.
  • terminals have been developed having multiple protocol emulations which allow for communication with a number of data processing units, presuming the appropriate emulation has been provided in the terminal.
  • the emulations so pro- vided are fixed as of the time of manufacture and cannot be changed or supplemented once the terminal leaves the place of assembly and is acquired and installed by the user.
  • the pace at which data processing technology is changing creates problems in that such terminals cannot accommodate new protocol systems developed after manufacture of the terminal.
  • the present invention overcomes the problems of the prior art and achieves the objects listed above by means of a nonvolatile memory device connected to a microprocessor contained within a communications terminal.
  • a nonvolatile memory device connected to a microprocessor contained within a communications terminal.
  • emulation protocol and functional characteristics can be loaded by the host computer into the nonvolatile memory device of the terminal.
  • operation of the terminal by the microprocessor is controlled by means of the emulation format which has been stored into the nonvolatile memory.
  • a terminal for communicating with a plurality of data processing units, each data processing unit transmitting and receiving first signals characterized by a unique format associ ⁇ ated therewith comprises: a microprocessor adapted to be cou ⁇ pled to data processing units for receiving and transmitting the first signals; volatile memory means coupled to the micropro- cessor for temporarily storing second signals delivered by the microprocessor; first nonvolatile memory means coupled to the microprocessor for storing a first set of instructional signals; and second nonvolatile memory means coupled to the microprocessor for storing a second set of instructional signals used in com- municating with a selected one of the data processing units, the second set of instructional signals being used by the micropro ⁇ cessor for receiving and transmitting the first signals in the format associated with the selected one of the data processing units, whereby communication with a different data processing unit other than the selected one of the data processing units can be accomplished by storing a different
  • a method for communicating between a terminal having a microprocessor, a vola- tile memory, and first and second nonvolatile memories, and any one of a plurality of data processing units, each data processing unit transmitting and receiving first signals characterized by a unique format comprises the steps of: communicatively coupling the microprocessor to a predetermined one of the data processing units so as to receive the first signals therefrom; storing the first data signals received from the predetermined one of the data processing units in the second nonvolatile memory as in ⁇ structional signals; coupling the microprocessor with the
  • WIP selected one of the data processing units and controlling the microprocessor with the instructional signals stored in the second nonvolatile memory, whereby the microprocessor is configured to transmit and receive first data signals in the format associated with the selected one of the data processing units.
  • the preferred embodiment of the generic communications terminal is shown in the Figure and is generally denoted by the dashed lines designated by reference character 10.
  • the terminal 10 may communicate with any one of a number of data processing units (DPU's) 12, 14, 16 and 18.
  • the number of data processing units shown in the drawing is merely illustrative for purposes of the following discussion; fewer or more units may be made avail- able for communication with terminal 10 in accordance with the invention.
  • the system format associated with each data processing unit has been designated as asynchronous ACSII operation for DPU 12, asyn ⁇ chronous ANSI operation for DPU 14, bisynchronous operation for DPU 16 and asynchronous ASCII operation for DPU 18. Again, this arrangement is merely illustrative and may be adapted or changed in actual practice.
  • medium 20 comprises common carrier telephone lines. It is within the confines of the pre ⁇ sent invention, however, to utilize as medium 20 other means such as coaxial cables, microwave transmission, dedicated circuits. fiber optics, or the like. Furthermore, communication with each data processing unit may be provided by means of separate trans ⁇ mission media 20 coupled individually to each one of data pro ⁇ cessing units 12, 14, 16 and 18 rather than by a common bus ar- rangement as shown in the Figure. It is to be understood from the Figure that terminal 10 is arranged to communicate with any one of a plurality of data processing units such as DPU's 12, 14, 16 and 18. Each DPU is capable of transmitting and receiving first signals characterized by a unique format, i.e. functional characteristics or protocol. The first signals include both data and control signals, and may be transmitted from terminal 10 to the selected DPU or vice versa.
  • the first signals include both data and control signals, and may be transmitted from terminal 10 to the selected DPU or vice versa.
  • a generic communi ⁇ cations terminal includes a microprocessor adapted to be coupled to the data processing units for receiving and transmitting the first signals.
  • the microprocessor is desig ⁇ nated by reference character 22 and may comprise any one of a number of well-known microprocessors capable of performing specified operations in response to digital signal inputs.
  • microprocessor 22 is a Z80 based Intel 8085 integrated circuit microprocessor.
  • the interfacing means includes a communication interface 24 which couples microprocessor 22 with medium 20.
  • medium 20 includes common carrier telephone or dedicated lines
  • communications interface 24 may include a data transmission device adapted to convert digital signals into audio form and back.
  • Interface 24 may also include a modulator-demodulator (modem) to accomodate transmission of data at various speeds (baud rate) over the transmission medium.
  • the modem may comprise any one of a number of designs well-known in the art.
  • communication interface 24 could include a micro ⁇ wave transmitter and receiver capable of converting microwave signals into digital signals and vice versa.
  • communication interface 24 will vary according to the type of medium 20 being used and, inasmuch as the specific design of a communications interface for a given medium is readily apparent to one of ordi ⁇ nary skill in the art, no further details of the interface are necessary.
  • the terminal includes volatile memory means coupled to the microprocessor for temporarily storing signals delivered by the microprocessor.
  • the volatile memory means include a random access memory (RAM) 26.
  • RAM 26 is of a well-known design and, according to a presently preferred embodiment, may comprise a 16K RAM such as the Hitachi 2114.
  • a set of control bus lines generally designated 28 is provided to carry read controls, write controls and memory address information. Data being stored in the RAM or accessed therefrom is handled via a data bus line 30.
  • Bus lines 28 and 30 and the appropriate con ⁇ nections with the microprocessor and RAM 26 are all well-known in the art and require no further explanation.
  • the communications terminal has first nonvolatile memory means coupled to the micro ⁇ processor for storing a first set of instructional signals.
  • the first nonvolative memory means comprise a read only memory (ROM) 32.
  • ROM's are well-known in the art and are devices capable of permanently storing information placed in memory such as by destroying fusible internal elements.
  • PROM's programmable read only memories
  • PROM's are nonvolatile in that information stored therein is not lost in the event power to the PROM is removed.
  • PROM's present an advantage in that reprogramming can be achieved after clearing the memory by subjecting the device to means such as ultraviolet light.
  • a PROM may also be used in terminal 10 as the first nonvolatile memory means 32.
  • micro ⁇ processor 22 delivers control signals thereto via bus lines 28, as described above, and receives data via bus line 30. While the b lock diagram illustrated in the Figure shows memories 26 and 32 having common bus lines for control and data, it is to be understood that separate lines from each memory to the micropro ⁇ cessor may be provided without deviating from the spirit of the present invention.
  • the terminal also includes second nonvolatile memory means coupled to the micropro ⁇ cessor for storing a second set of instructional signals used for communicating with a selected one of the data processing units.
  • the second nonvolatile memory means includes memory 34 which is capable of storing and retaining information even in the event of a loss in power.
  • memory 34 comprises an electronically erasable pro ⁇ grammable read only memory (EEPROM), such as the Hitachi 6116P 16K EEPROM.
  • EEPROM electronically erasable pro ⁇ grammable read only memory
  • Such devices are known in the art and are capable of reprogramming following application of predetermined electrical signals.
  • microprocessor 22 is coupled to memory 34 via bus lines 28 and 30 which carry control and data signals, respectively.
  • bus lines 28 and 30 which carry control and data signals, respectively.
  • individual connections may be provided between memory 34 and microprocessor 22 to achieve the desired operation, instead of utilizing common bus lines 28 and 30.
  • the terminal includes means coupled to the microprocessor for manually causing the micropro ⁇ cessor to develop the first and second signals.
  • these means may comprise a keyboard 36 connected in a known fashion to microprocessor 22.
  • keyboard 36 By means of keyboard 36, an operator may manually type in information ultimately delivered to the data processor units as first signals or delivered to memory 26 as second signals utilized locally by terminal 10.
  • the terminal has means coupled to the microprocessor for displaying informa ⁇ tion delivered by the microprocessor.
  • the display means may include a buffer 38, a character generator 40 and a video display 42. Buffer 38 may comprise a volatile memory connected to receive information from microprocessor 22.
  • buffer 38 comprises a volatile memory under the control of microprocessor 22
  • buffer 38 may in practice be a part of memory 26, which is also a volatile memory device under the control of microprocessor 22. This relationship is designated by the dot-dash line in the Figure.
  • Terminal 10 may also be provided with an auxiliary port 44 coupled to both buffer 38 and microprocessor 22.
  • auxiliary port 44 additional equipment such as a printer or a disk drive may be coupled to the terminal system.
  • additional equipment such as a printer or a disk drive may be coupled to the terminal system.
  • the connection between such auxiliary equipment and a terminal is well-known in the art.
  • nonvolatile memory 32 is provided with a first set of instructional signals permitting in ⁇ telligent communication between the terminal 10 and a predeter ⁇ mined one of the data processing units, referred to as the "host" computer.
  • DPU 18 is designated the host computer and, for purposes of the following discussion, it has been pre ⁇ sumed that DPU 18 generates and receives first signals of the asynchronous ASCII protocol format.
  • micro ⁇ processor 22 of terminal 10 is controlled by the first set of in ⁇ structional signals stored in memory 32 so as to communicate in- telligently with the host data processing unit 18.
  • Communication with the host computer 18 is accomplished by first, adapting communications interface 24 so as to selec ⁇ tively couple terminal 10 with host computer 18 via medium 20.
  • this step would in- volve dialing the telephone number corresponding to the location of host computer 18, which may comprise a tape or disk media storage device, and then placing terminal 10 in communication therewith.
  • the operator can communicate with the host computer by means of keyboard 36 and receive information therefrom that is displayed on video display 42.
  • microprocessor 22 is controlled in accordance with the first set of instructional signals stored in memory 32. For a host computer operating in asynchronous ASCII mode, the
  • O P data stored in memory 32 controls microprocessor 22 so that the microprocessor looks for incoming first signals from the host computer 18 as being of asynchronous ASCII type system format.
  • Microprocessor 22 can intelligently receive these signals from the host computer and, in response thereto, can produce second signals delivered to memory 26 or to buffer 38 or to the auxilia ⁇ ry port 44.
  • instructions and data input by the opera ⁇ tor through keyboard 36 may be transmitted to the host computer in asynchronous ASCII system format intelligible to the host com- puter.
  • the operator desires to communicate with another one of the data processing units 12, 14, or 16 the operator inputs information via keyboard 36 from which the host computer can ascertain the appropriate system format needed by the terminal to accomplish the desired communication; for instance, the operator may input information regarding the identity of the data pro ⁇ cessing unit which is to be contacted, or which system format is associated with the desired data processing unit.
  • Host computer 18 contains in memory data which is used by the terminal to emu- late the system format associated with the various data pro ⁇ cessing units with which the operator may wish to communicate. This emulation data is selectively accessible by the operator such that the data corresponding to the particular data pro ⁇ cessing unit with which communication is desired can be down- loaded into the terminal to accomplish emulation.
  • host computer 18 transmits to terminal 10 signals which are used by the terminal to emulate the desired format. This occurs by host computer 18 transmitting first signals in asynchronous ASCII format to microprocessor 22, these signals being converted to second signals and stored in memory 26 by microprocessor 22 under control of the first set of instruc ⁇ tional signals stored in memory 32.
  • the second signals which comprise emulation data, have been stored in memory 26 and have been verified by means such as parity bits or other error- detecting systems known in the art
  • the first set of instruc ⁇ tional signals contained in memory 32 cause microprocessor 22 to transfer the data from memory 26 to memory 34.
  • the signals so stored in memory 34 comprise a second set of instructional signals and will be used by microprocessor 22 in communicating with the selected one of data processing units 12, 14 and 16.
  • first signals transmitted by host computer 18 are stored in memory 26 as second signals, and then transferred in a block to memory 34 to comprise a second set of instructional signals.
  • the information is manipulated in this manner inasmuch as EEPROM's currently available in the market ⁇ place are most efficient in storing information when the informa ⁇ tion is presented to the memory device in a block.
  • routing of the information via memory 26 permits microprocessor 22 to store the information in the convenient arrangement so that it may more easily be transferred to memory 34; the order in which the second signals are stored in memory 26 is controlled by the first set of instructional signals of memory 22.
  • the host computer would have caused a second set of instructional signals to be stored in memory 34 corresponding to bisynchronous protocol.
  • microprocessor 22 looks to the second set of instructional signals stored in memory 34 for control during communications with the data processing unit. In this manner, the desired format emulation can be accomplished.
  • Included in the emulation data stored as the second set of instructional signals in memory 34 is a subroutine which causes microprocessor 22 to return to the first set of instructional signals contained in memory 32 upon instituting a particular command.
  • the operator can reestablish communication with host computer 18 at any time so that a different set of emulation data can be obtained therefrom and stored in memory 34 in the manner described above.
  • the new emulation data is down-loaded from the host computer and stored as a second set of instructional signals in nonvolatile memory 34 in the manner described hereinabove.
  • the old emulation data will be lost unless it was stored in an entirely different location within memory 34.
  • a termi ⁇ nal is rendered capable of communicating with any one of a number of data processing units, each data processing unit characterized by signals having a unique system format, i.e. protocol or func ⁇ tional characteristics.
  • This flexibility is accomplished by providing a second nonvolatile memory connected to a micropro ⁇ cessor in the terminal in addition to a first nonvolatile memory connected to control the microprocessor in local functions and in communicating with a host computer.
  • Information for emulating the system format of the data processing unit with which communi ⁇ cation is desired is obtained from the host computer, temporarily stored in a volatile memory in the terminal and then transferred in a block to the second nonvolatile memory.
  • Communication is then established with the desired data processing unit with the microprocessor being controlled by the information stored in the second nonvolatile memory.
  • the data processing unit "sees” the terminal only as a terminal configured to communicate therewith, just as it would “see” any terminal constructed expressly for communicating with that data processing unit.
  • the instructional signals stored in the second nonvolatile memory cause the
  • OMPI microprocessor to again be controlled by the first set of instructional signals stored in the first nonvolatile memory so that communication with the host computer may be reestablished for purposes of obtaining a new format emulation which is down- loaded into the terminal in the same manner as described hereinabove.
  • a termi- nal according to the present invention may be configured so as to operate as a self-contained microcomputer by down-loading the appropriate instructional signal from the host computer.
  • terminal 10 can operate as a microcomputer with the ever-pre ⁇ sent ability to return to being a communications terminal by means of the special command contained in memory 34 for reestab- lishing communication with host computer 18.

Landscapes

  • Engineering & Computer Science (AREA)
  • Theoretical Computer Science (AREA)
  • Physics & Mathematics (AREA)
  • General Engineering & Computer Science (AREA)
  • General Physics & Mathematics (AREA)
  • Computer And Data Communications (AREA)

Abstract

Terminal de communication (10) pouvant être configuré de manière à émuler le protocole et les caractéristiques fonctionnelles d'une pluralité d'unités de traitement de données (12, 14, 16 et 18) et de communiquer ainsi avec celles-ci. Le terminal (10) comporte un microprocesseur (22) couplé à une mémoire non rémanente (26), ainsi qu'à une première (32) et une seconde (34) mémoires rémanentes. Une première série de signaux d'instruction stockée dans la première mémoire rémanente (32) régule le microprocesseur (22) de manière à permettre l'établissement d'une communication avec un ordinateur hôte (18). L'ordinateur hôte (18) transmet au terminal (10) une donnée d'émulation qui est stockée dans la seconde mémoire rémanente (34) en tant que seconde série de signaux d'instruction. Ensuite, afin de communiquer avec une autre unité de traitement de données (12, 14 ou 16), le microprocesseur (22) du terminal (10) est régulé par la seconde série de signaux d'instruction.
EP84900681A 1984-01-13 1984-01-13 Terminal de communication generique Withdrawn EP0168389A1 (fr)

Applications Claiming Priority (1)

Application Number Priority Date Filing Date Title
PCT/US1984/000041 WO1985003147A1 (fr) 1984-01-13 1984-01-13 Terminal de communication generique

Publications (1)

Publication Number Publication Date
EP0168389A1 true EP0168389A1 (fr) 1986-01-22

Family

ID=22182002

Family Applications (1)

Application Number Title Priority Date Filing Date
EP84900681A Withdrawn EP0168389A1 (fr) 1984-01-13 1984-01-13 Terminal de communication generique

Country Status (2)

Country Link
EP (1) EP0168389A1 (fr)
WO (1) WO1985003147A1 (fr)

Families Citing this family (11)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
GB2169174B (en) * 1984-11-28 1989-06-01 Canon Kk Data communication apparatus
DE3544378A1 (de) * 1985-12-14 1987-06-19 Bbc Brown Boveri & Cie Verfahren und anordnung zur uebertragung von informationen zwischen teilnehmern an einem bussystem
US5067104A (en) * 1987-05-01 1991-11-19 At&T Bell Laboratories Programmable protocol engine having context free and context dependent processes
WO1991000573A1 (fr) * 1989-06-26 1991-01-10 Marco Gherardi Systeme d'interface entre un ordinateur et un systeme de cartes pour controler des processus industriels
FR2652218B1 (fr) * 1989-09-19 1996-05-24 Lumiplan Reseau centralise de supports universels de communication d'informations.
JPH0673122B2 (ja) * 1990-01-04 1994-09-14 インターナショナル・ビジネス・マシーンズ・コーポレーション プログラマブルコネクタ装置
FR2665001A1 (fr) * 1990-07-17 1992-01-24 Siroy Gilles Dispositif d'emulation d'au moins un peripherique de saisie.
US5376928A (en) * 1992-09-18 1994-12-27 Thomson Consumer Electronics, Inc. Exchanging data and clock lines on multiple format data buses
GB9414331D0 (en) * 1994-07-15 1994-09-07 Thomson Consumer Electronics Combined I*C and IM bus architecture
US7103578B2 (en) * 2001-05-25 2006-09-05 Roche Diagnostics Operations, Inc. Remote medical device access
GB0204035D0 (en) * 2002-02-21 2002-04-03 Adder Tech Ltd Interfacing devices

Family Cites Families (4)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US4079452A (en) * 1976-06-15 1978-03-14 Bunker Ramo Corporation Programmable controller with modular firmware for communication control
US4156932A (en) * 1977-07-05 1979-05-29 Honeywell Information Systems Inc. Programmable communications controller
US4188665A (en) * 1977-11-29 1980-02-12 International Business Machines Corporation Programmable communications subsystem
US4281315A (en) * 1979-08-27 1981-07-28 Bell Telephone Laboratories, Incorporated Collection of messages from data terminals using different protocols and formats

Non-Patent Citations (1)

* Cited by examiner, † Cited by third party
Title
See references of WO8503147A1 *

Also Published As

Publication number Publication date
WO1985003147A1 (fr) 1985-07-18

Similar Documents

Publication Publication Date Title
US5007013A (en) Bidirectional communication and control network with programmable microcontroller interfacing digital ICS and controlled product
US5134691A (en) Bidirectional communication and control network with programmable microcontroller interfacing digital ICs transmitting in serial format to controlled product
EP0235199B1 (fr) Selection de protocoles de communications pour un systeme informatique
US5210530A (en) Network management interface with internal dsd
US4665501A (en) Workstation for local and remote data processing
CA1194608A (fr) Interface d'acces direct a la memoire
US5537558A (en) Apparatus and method for communicating multiple devices through one PCMCIA interface
US4807282A (en) Programmable P/C compatible communications card
EP0499620B1 (fr) Ordinateur et appareil telephonique a interface d'ordinateur facile a utiliser et a caracteristiques d'integrite ameliorees
CN1573723B (zh) 通过多端口串行的通信方法和装置
US5956523A (en) Method and apparatus for reducing the number of RS232/RS485 transmission converters required for communicating between a PC and a plurality of instruments
EP0183273A2 (fr) Système interface sériel applicable avec flexibilité à une connexion entre une et plusieurs unités
US4380698A (en) Multiprocessor control bus
EP0168389A1 (fr) Terminal de communication generique
US4688171A (en) Serial bus for master/slave computer system
US6098120A (en) Peripheral sharing system using a bus bridge to emulate peripherals on a first bus to a host on a second bus
KR920704224A (ko) 분산제어 체계용 배열
US7038798B2 (en) Method and apparatus for multi-function processing capable of performing a program downloading using a common single connection, and a medium storing the method
EP0266790B1 (fr) Interface pour bus série permettant le transfert des données en formats différents
US5592676A (en) System architecture for enabling remote console control of an application and method of using said architecture
EP0143160B1 (fr) Attribution d'adresses à des dispositifs d'entrée-sortie identiques éloignés
US5428813A (en) Special function micro controller integrated circuit programmed to selectively perform one of at least two different and unrelated functions
CA1210518A (fr) Terminal de transmission universel
GB2053533A (en) Digital data communications device with standard option connection
WO1987003764A1 (fr) Module a options pour interfaces de lignes telephoniques

Legal Events

Date Code Title Description
PUAI Public reference made under article 153(3) epc to a published international application that has entered the european phase

Free format text: ORIGINAL CODE: 0009012

AK Designated contracting states

Kind code of ref document: A1

Designated state(s): AT BE CH DE FR GB LI LU NL SE

STAA Information on the status of an ep patent application or granted ep patent

Free format text: STATUS: THE APPLICATION IS DEEMED TO BE WITHDRAWN

18D Application deemed to be withdrawn

Effective date: 19851217

RIN1 Information on inventor provided before grant (corrected)

Inventor name: POWELL, KEN, R.

Inventor name: O'NEIL, JAMES, P.