EP0116995B1 - Current stabilizing arrangement - Google Patents

Current stabilizing arrangement Download PDF

Info

Publication number
EP0116995B1
EP0116995B1 EP84200166A EP84200166A EP0116995B1 EP 0116995 B1 EP0116995 B1 EP 0116995B1 EP 84200166 A EP84200166 A EP 84200166A EP 84200166 A EP84200166 A EP 84200166A EP 0116995 B1 EP0116995 B1 EP 0116995B1
Authority
EP
European Patent Office
Prior art keywords
resistor
transistor
voltage
current
collector
Prior art date
Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
Expired
Application number
EP84200166A
Other languages
German (de)
English (en)
French (fr)
Other versions
EP0116995A1 (en
Inventor
Wolfdietrich Georg Kasperkovitz
Current Assignee (The listed assignees may be inaccurate. Google has not performed a legal analysis and makes no representation or warranty as to the accuracy of the list.)
Koninklijke Philips NV
Original Assignee
Philips Gloeilampenfabrieken NV
Koninklijke Philips Electronics NV
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by Philips Gloeilampenfabrieken NV, Koninklijke Philips Electronics NV filed Critical Philips Gloeilampenfabrieken NV
Publication of EP0116995A1 publication Critical patent/EP0116995A1/en
Application granted granted Critical
Publication of EP0116995B1 publication Critical patent/EP0116995B1/en
Expired legal-status Critical Current

Links

Images

Classifications

    • G—PHYSICS
    • G05—CONTROLLING; REGULATING
    • G05F—SYSTEMS FOR REGULATING ELECTRIC OR MAGNETIC VARIABLES
    • G05F3/00—Non-retroactive systems for regulating electric variables by using an uncontrolled element, or an uncontrolled combination of elements, such element or such combination having self-regulating properties
    • G05F3/02—Regulating voltage or current
    • G05F3/08—Regulating voltage or current wherein the variable is DC
    • G05F3/10—Regulating voltage or current wherein the variable is DC using uncontrolled devices with non-linear characteristics
    • G05F3/16—Regulating voltage or current wherein the variable is DC using uncontrolled devices with non-linear characteristics being semiconductor devices
    • G05F3/20—Regulating voltage or current wherein the variable is DC using uncontrolled devices with non-linear characteristics being semiconductor devices using diode- transistor combinations
    • G05F3/30—Regulators using the difference between the base-emitter voltages of two bipolar transistors operating at different current densities
    • Y—GENERAL TAGGING OF NEW TECHNOLOGICAL DEVELOPMENTS; GENERAL TAGGING OF CROSS-SECTIONAL TECHNOLOGIES SPANNING OVER SEVERAL SECTIONS OF THE IPC; TECHNICAL SUBJECTS COVERED BY FORMER USPC CROSS-REFERENCE ART COLLECTIONS [XRACs] AND DIGESTS
    • Y10—TECHNICAL SUBJECTS COVERED BY FORMER USPC
    • Y10S—TECHNICAL SUBJECTS COVERED BY FORMER USPC CROSS-REFERENCE ART COLLECTIONS [XRACs] AND DIGESTS
    • Y10S323/00—Electricity: power supply or regulation systems
    • Y10S323/907—Temperature compensation of semiconductor

Definitions

  • the invention relates to a current stabilizing arrangement comprising a first circuit between a first and a second power-supply terminal which comprises a series arrangement of a first resistor, a second resistor, and the collector emitter path of a first transistor whose base is connected to a point between the first and the second resistor, and a second circuit between a load terminal for connecting a load and the second power-supply terminal which comprises the collector-emitter path of a second transistor of the same conductivity type as the first transistor, whose base is coupled to the collector of the first transistor, whose collector is coupled to the load terminal and whose emitter is coupled to the second supply terminal.
  • Such an arrangement is suitable for general use in integrated circuits.
  • such a circuit arrangement may be used in a one-chip integrated radio receiver.
  • Such a circuit arrangement is known from United States Patent Specification 3,831,040.
  • the current in the first circuit is the unstabilized current and the current in the second circuit is the stabilized current. Stabilization is achieved in that the current in the first circuit, which can be adjusted by means of the first resistor, produces a substantially constant voltage across the first transistor whose base is coupled to its collector.
  • a second resistor is arranged between the base and the collector of the first transistor, the base of the second transistor being connected to the collector of the first transistor.
  • the voltage variation across the first transistor whose base is coupled to its collec- . tor is substantially equal to the voltage variation across the differential resistance of the base emitter position.
  • the voltage across the differential resistance is compensated for by the voltage across the second resistor.
  • the differential resistance of a diode is inversely proportional to the current through the diode.
  • the current in the second circuit is therefore independent of supply-voltage variations to a limited extent only.
  • the known circuit arrangement enables the current in the second circuit to be stabilized to within 5% in the voltage range of approximately 2 to 10 V, which is the customary range for integrated circuits.
  • a current stabilizing arrangement of a type as set forth in the opening paragraph is characterized in that in series with the first and the second resistor, a third resistor is arranged between the connection point of the base of the second transistor and the second resistor and the collector of the first transistor.
  • the third resistor limits the voltage variation across the second resistor to a maximum value which is determined by the ratio between the resistance values of the second and the third resistors.
  • the third resistor can now ensure that the voltage variation across the second resistor is substantially equal to the voltage variation across the differential resistance over a large voltage range.
  • An embodiment of a current stabilizing arrangement in accordance with the invention may be characterized in that in series with the collector-emitter path of the first transistor, the collector-emitter path of a third transistor is arranged, whose base is coupled to its collector, and a fourth resistor is arranged between the emitter of the second transistor and the second power-supply terminal.
  • Figure 1a shows a known type of current stabilizing arrangement using the step described in the aforementioned United States Patent Specification 3,831,040.
  • the circuit arrangement comprises a first circuit which comprises the series arrangement of a first resistor 1, a second resistor 2, the collector emitter path of a first transistor T, whose base is coupled to a point between the first resistor 1 and the second resistor 2, and the collector-emitter path of a second transistor T 2 which is arranged as a diode.
  • the circuit arrangement further comprises a second circuit which comprises a load 5, which is shown schematically, the collector-emitter path of a third transistor T 3 whose base is coupled to the collector of transistor T" and a resistor 4.
  • the voltage on the base of transistor T 3 must be constant.
  • the current 1 1 through the first circuit is adjusted by means of the resistor 1.
  • the voltage V 13 on the base of transistor T 3 approximately complies with: in which V BE is the base-emitter voltage of the transistors T 1 and T 2 , r o the differential resistance of the transistors T 1 and T 2 which are arranged as diodes, and R 2 the resistance value of the resistor 2.
  • V BE is the base-emitter voltage of the transistors T 1 and T 2
  • r o the differential resistance of the transistors T 1 and T 2 which are arranged as diodes
  • R 2 the resistance value of the resistor 2.
  • the current I 1 also varies.
  • R 2 the voltage variation across the differential resistances r o is compensated for by the voltage variation across the resistor R 2 over a limited range of supply voltages only. Therefore, the current 1 2 is independent of supply-voltage variations to a limited extent only.
  • the supply-voltage range within which the current 1 2 is substantially independent of supply-voltage variations depends on the value R 2 of the resistor 2.
  • R 2 shows two current-voltage characteristics, the current 1 2 in percent being plotted versus the supply voltage V.
  • the value of R 2 is selected so that the voltage drop across R 2 is substantially equal to the voltage drop across the differential resistances 2 r o , which have a value corresponding to substantially the centre of the voltage range over which the current 1 2 is to be stabilized.
  • the characteristic I substantially complies with:
  • the variation of 1 2 over the range from approximately 2 to 10 V is then approximately 5%. If the ratio R 2 /R 1 is increased stabilization is effected at lower voltages and over a smaller voltage range.
  • stabilization is effected for voltages between approximately 2 and 5 V.
  • the voltage variation across R 2 is substantially higher than the voltage variation across the resistance 2 r 0 , which leads to overcompensation so that the variation of the current 1 2 in the voltage range from approximately 2 to 10 V is substantially greater than 5%.
  • Figure 2a shows an embodiment of a current stabilizing arrangement in accordance with the invention. Identical parts bear the same reference numerals as in Figure 1a.
  • the current stabilizing arrangement differs from the arrangement shown in Figure 1a in that in series with the resistors 1 and 2 a third resistor 3 is arranged between the base connection of transistor T 3 and the collector of transistor T 1 .
  • the resistor 3 limits the voltage variation across the resistor 2. It is found that the resistor 3 limits the compensation voltage for the voltage variation across the differential resistances to a maximum value of substantially V BE . R 2 /R 3 , R 3 being the value of the resistor 3. This precludes overcompensation.
  • a resistor 3 of a suitably selected resistance value R 3 a stability improvement by a factor 2.5 can be obtained in comparison with the stabilizing arrangement shown in Figure 1a.
  • Figure 2b shows a current-voltage characteristic for the circuit arrangement shown in Figure 2a. The variation of 1 2 overthe range of approximately 2 to 10 V is now 2%.
  • the invention may be utilized in current stabilizing arrangements comprising one instead of two transistors in the first circuit and with or without a resistor in the emitter line of the transistor in the second circuit.
  • current stabilizing arrangements in accordance with the invention may be equipped with PNP- transistors.

Landscapes

  • Engineering & Computer Science (AREA)
  • Microelectronics & Electronic Packaging (AREA)
  • Physics & Mathematics (AREA)
  • Power Engineering (AREA)
  • Nonlinear Science (AREA)
  • Electromagnetism (AREA)
  • General Physics & Mathematics (AREA)
  • Radar, Positioning & Navigation (AREA)
  • Automation & Control Theory (AREA)
  • Control Of Electrical Variables (AREA)
  • Amplifiers (AREA)
  • Continuous-Control Power Sources That Use Transistors (AREA)
EP84200166A 1983-02-10 1984-02-07 Current stabilizing arrangement Expired EP0116995B1 (en)

Applications Claiming Priority (2)

Application Number Priority Date Filing Date Title
NL8300499 1983-02-10
NL8300499A NL8300499A (nl) 1983-02-10 1983-02-10 Stroomstabilisatieschakeling.

Publications (2)

Publication Number Publication Date
EP0116995A1 EP0116995A1 (en) 1984-08-29
EP0116995B1 true EP0116995B1 (en) 1987-10-28

Family

ID=19841391

Family Applications (1)

Application Number Title Priority Date Filing Date
EP84200166A Expired EP0116995B1 (en) 1983-02-10 1984-02-07 Current stabilizing arrangement

Country Status (10)

Country Link
US (1) US4554503A (enrdf_load_stackoverflow)
EP (1) EP0116995B1 (enrdf_load_stackoverflow)
JP (1) JPS59149407A (enrdf_load_stackoverflow)
BR (1) BR8400510A (enrdf_load_stackoverflow)
CA (1) CA1216329A (enrdf_load_stackoverflow)
DE (1) DE3467052D1 (enrdf_load_stackoverflow)
ES (1) ES529507A0 (enrdf_load_stackoverflow)
HK (1) HK34288A (enrdf_load_stackoverflow)
NL (1) NL8300499A (enrdf_load_stackoverflow)
SG (1) SG10288G (enrdf_load_stackoverflow)

Families Citing this family (4)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US4843302A (en) * 1988-05-02 1989-06-27 Linear Technology Non-linear temperature generator circuit
JPH03179514A (ja) * 1989-11-02 1991-08-05 Toshiba Corp 定電圧回路
US5206581A (en) * 1989-11-02 1993-04-27 Kabushiki Kaisha Toshiba Constant voltage circuit
DE10239813B4 (de) * 2002-08-29 2005-09-29 Advanced Micro Devices, Inc., Sunnyvale Elektronische Schaltung mit verbesserter Stromstabilisierung

Family Cites Families (7)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
JPS4854460A (enrdf_load_stackoverflow) * 1971-11-11 1973-07-31
US3781648A (en) * 1973-01-10 1973-12-25 Fairchild Camera Instr Co Temperature compensated voltage regulator having beta compensating means
NL7307378A (enrdf_load_stackoverflow) * 1973-05-28 1974-12-02
US4063149A (en) * 1975-02-24 1977-12-13 Rca Corporation Current regulating circuits
FR2454651A1 (fr) * 1979-04-20 1980-11-14 Radiotechnique Compelec Generateur de tension constante pour circuits integres
JPS56147212A (en) * 1980-04-18 1981-11-16 Fujitsu Ltd Integrated circuit for generation of reference voltage
US4362984A (en) * 1981-03-16 1982-12-07 Texas Instruments Incorporated Circuit to correct non-linear terms in bandgap voltage references

Also Published As

Publication number Publication date
ES8500468A1 (es) 1984-10-01
ES529507A0 (es) 1984-10-01
DE3467052D1 (en) 1987-12-03
US4554503A (en) 1985-11-19
HK34288A (en) 1988-05-20
SG10288G (en) 1988-07-01
BR8400510A (pt) 1984-09-18
EP0116995A1 (en) 1984-08-29
CA1216329A (en) 1987-01-06
JPS59149407A (ja) 1984-08-27
NL8300499A (nl) 1984-09-03
JPH053763B2 (enrdf_load_stackoverflow) 1993-01-18

Similar Documents

Publication Publication Date Title
JP3322685B2 (ja) 定電圧回路および定電流回路
US4220908A (en) Automotive battery charging system
WO1982001105A1 (en) Current source with modified temperature coefficient
US5327028A (en) Voltage reference circuit with breakpoint compensation
EP0139425B1 (en) A constant current source circuit
US4315209A (en) Temperature compensated voltage reference circuit
US4091321A (en) Low voltage reference
US4283674A (en) Constant voltage output circuit
US4017788A (en) Programmable shunt voltage regulator circuit
US4658205A (en) Reference voltage generating circuit
US4590419A (en) Circuit for generating a temperature-stabilized reference voltage
US4217539A (en) Stabilized current output circuit
EP0181017A1 (en) Simulated transistor/diode
EP0116995B1 (en) Current stabilizing arrangement
US4114053A (en) Zero temperature coefficient reference circuit
EP0155039B1 (en) Current-source arrangement
US4571536A (en) Semiconductor voltage supply circuit having constant output voltage characteristic
WO2001029633A1 (en) Electronic circuit
US4473793A (en) Bias generator
US3895286A (en) Electric circuit for providing temperature compensated current
EP0080620B1 (en) Band gap voltage regulator circuit
JPH02201512A (ja) 線形化された温度作用を有する電圧基準回路
JPS58112112A (ja) 基準電圧回路
US5515260A (en) Current-voltage conversion circuit, current compressing and extension circuit, automatic exposure control system, and automatic exposure control system with built-in sensor
WO1997032245A1 (en) Reference voltage source with temperature compensation

Legal Events

Date Code Title Description
PUAI Public reference made under article 153(3) epc to a published international application that has entered the european phase

Free format text: ORIGINAL CODE: 0009012

AK Designated contracting states

Designated state(s): CH DE FR GB IT LI SE

17P Request for examination filed

Effective date: 19841012

17Q First examination report despatched

Effective date: 19860807

GRAA (expected) grant

Free format text: ORIGINAL CODE: 0009210

AK Designated contracting states

Kind code of ref document: B1

Designated state(s): CH DE FR GB IT LI SE

ITF It: translation for a ep patent filed
REF Corresponds to:

Ref document number: 3467052

Country of ref document: DE

Date of ref document: 19871203

ET Fr: translation filed
PLBE No opposition filed within time limit

Free format text: ORIGINAL CODE: 0009261

STAA Information on the status of an ep patent application or granted ep patent

Free format text: STATUS: NO OPPOSITION FILED WITHIN TIME LIMIT

26N No opposition filed
ITTA It: last paid annual fee
EAL Se: european patent in force in sweden

Ref document number: 84200166.1

ITPR It: changes in ownership of a european patent

Owner name: CAMBIO RAGIONE SOCIALE;PHILIPS ELECTRONICS N.V.

REG Reference to a national code

Ref country code: CH

Ref legal event code: PFA

Free format text: PHILIPS ELECTRONICS N.V.

REG Reference to a national code

Ref country code: FR

Ref legal event code: CD

PGFP Annual fee paid to national office [announced via postgrant information from national office to epo]

Ref country code: SE

Payment date: 19960223

Year of fee payment: 13

PGFP Annual fee paid to national office [announced via postgrant information from national office to epo]

Ref country code: CH

Payment date: 19960523

Year of fee payment: 13

PG25 Lapsed in a contracting state [announced via postgrant information from national office to epo]

Ref country code: SE

Effective date: 19970208

PG25 Lapsed in a contracting state [announced via postgrant information from national office to epo]

Ref country code: LI

Free format text: LAPSE BECAUSE OF THE APPLICANT RENOUNCES

Effective date: 19970228

Ref country code: CH

Free format text: LAPSE BECAUSE OF THE APPLICANT RENOUNCES

Effective date: 19970228

REG Reference to a national code

Ref country code: CH

Ref legal event code: PL

EUG Se: european patent has lapsed

Ref document number: 84200166.1

REG Reference to a national code

Ref country code: FR

Ref legal event code: CD

PGFP Annual fee paid to national office [announced via postgrant information from national office to epo]

Ref country code: FR

Payment date: 20010216

Year of fee payment: 18

PGFP Annual fee paid to national office [announced via postgrant information from national office to epo]

Ref country code: GB

Payment date: 20010227

Year of fee payment: 18

PGFP Annual fee paid to national office [announced via postgrant information from national office to epo]

Ref country code: DE

Payment date: 20010420

Year of fee payment: 18

REG Reference to a national code

Ref country code: GB

Ref legal event code: IF02

PG25 Lapsed in a contracting state [announced via postgrant information from national office to epo]

Ref country code: GB

Free format text: LAPSE BECAUSE OF NON-PAYMENT OF DUE FEES

Effective date: 20020207

PG25 Lapsed in a contracting state [announced via postgrant information from national office to epo]

Ref country code: DE

Free format text: LAPSE BECAUSE OF NON-PAYMENT OF DUE FEES

Effective date: 20020903

GBPC Gb: european patent ceased through non-payment of renewal fee

Effective date: 20020207

PG25 Lapsed in a contracting state [announced via postgrant information from national office to epo]

Ref country code: FR

Free format text: LAPSE BECAUSE OF NON-PAYMENT OF DUE FEES

Effective date: 20021031

REG Reference to a national code

Ref country code: FR

Ref legal event code: ST