EP0113765B1 - Numerisches takt- und detektionssystem für ein numerisches speicherungssystem - Google Patents

Numerisches takt- und detektionssystem für ein numerisches speicherungssystem Download PDF

Info

Publication number
EP0113765B1
EP0113765B1 EP83902498A EP83902498A EP0113765B1 EP 0113765 B1 EP0113765 B1 EP 0113765B1 EP 83902498 A EP83902498 A EP 83902498A EP 83902498 A EP83902498 A EP 83902498A EP 0113765 B1 EP0113765 B1 EP 0113765B1
Authority
EP
European Patent Office
Prior art keywords
phase
data
counter
correction
clock pulses
Prior art date
Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
Expired
Application number
EP83902498A
Other languages
English (en)
French (fr)
Other versions
EP0113765A1 (de
EP0113765A4 (de
Inventor
Richard W. Van Pelt
Donald F. Mccarthy
Current Assignee (The listed assignees may be inaccurate. Google has not performed a legal analysis and makes no representation or warranty as to the accuracy of the list.)
Storage Technology Corp
Original Assignee
Storage Technology Corp
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by Storage Technology Corp filed Critical Storage Technology Corp
Publication of EP0113765A1 publication Critical patent/EP0113765A1/de
Publication of EP0113765A4 publication Critical patent/EP0113765A4/de
Application granted granted Critical
Publication of EP0113765B1 publication Critical patent/EP0113765B1/de
Expired legal-status Critical Current

Links

Images

Classifications

    • G—PHYSICS
    • G11—INFORMATION STORAGE
    • G11B—INFORMATION STORAGE BASED ON RELATIVE MOVEMENT BETWEEN RECORD CARRIER AND TRANSDUCER
    • G11B20/00—Signal processing not specific to the method of recording or reproducing; Circuits therefor
    • G11B20/10—Digital recording or reproducing
    • G11B20/14—Digital recording or reproducing using self-clocking codes
    • G11B20/1403—Digital recording or reproducing using self-clocking codes characterised by the use of two levels
    • G—PHYSICS
    • G11—INFORMATION STORAGE
    • G11B—INFORMATION STORAGE BASED ON RELATIVE MOVEMENT BETWEEN RECORD CARRIER AND TRANSDUCER
    • G11B20/00—Signal processing not specific to the method of recording or reproducing; Circuits therefor
    • G11B20/10—Digital recording or reproducing
    • G11B20/14—Digital recording or reproducing using self-clocking codes
    • G11B20/1403—Digital recording or reproducing using self-clocking codes characterised by the use of two levels
    • G11B20/1407—Digital recording or reproducing using self-clocking codes characterised by the use of two levels code representation depending on a single bit, i.e. where a one is always represented by a first code symbol while a zero is always represented by a second code symbol
    • G11B20/1419—Digital recording or reproducing using self-clocking codes characterised by the use of two levels code representation depending on a single bit, i.e. where a one is always represented by a first code symbol while a zero is always represented by a second code symbol to or from biphase level coding, i.e. to or from codes where a one is coded as a transition from a high to a low level during the middle of a bit cell and a zero is encoded as a transition from a low to a high level during the middle of a bit cell or vice versa, e.g. split phase code, Manchester code conversion to or from biphase space or mark coding, i.e. to or from codes where there is a transition at the beginning of every bit cell and a one has no second transition and a zero has a second transition one half of a bit period later or vice versa, e.g. double frequency code, FM code
    • G—PHYSICS
    • G11—INFORMATION STORAGE
    • G11B—INFORMATION STORAGE BASED ON RELATIVE MOVEMENT BETWEEN RECORD CARRIER AND TRANSDUCER
    • G11B20/00—Signal processing not specific to the method of recording or reproducing; Circuits therefor
    • G11B20/10—Digital recording or reproducing
    • G11B20/14—Digital recording or reproducing using self-clocking codes
    • G11B20/1403—Digital recording or reproducing using self-clocking codes characterised by the use of two levels
    • G11B20/1423—Code representation depending on subsequent bits, e.g. delay modulation, double density code, Miller code

Definitions

  • This invention relates to a data clocking and detection system for a digital data storage system such as a tape drive.
  • GCR recording if a bit cell has transition it is in the middle, not at the edge of the bit cell. Not all GCR bit cells have transitions. In order to property determine whether the recorded bit is a one or zero, it is necessary for the data detection circuitry to have phase information which defines whether or not a transition occurs in a given bit cell.
  • EP-A-65630 published after the filing date of the present application but prior art by virtue of Article 54(3) EPC, describes a data clocking and detection system for a multiple track storage system, the data clocking and detection system comprising a phase detector and a data detector for each of the multiple tracks, but only one controlled oscillator common to all the tracks.
  • the correction outputs of all the phase detectors are combined to produce a single control signal forthe controlled oscillator.
  • the controlled oscillator has a frequency which is an integer number of times higher than the data rate in each of the tracks, so as to produce a prescribed number of clock pulses for each bit cell.
  • phase counter For each track a phase counter is combined with the common oscillator to determine whether a data pulse transition is in the first (early) or second (late) half ofthe bit cell. Normally, in the absence of any early or late transitions, the phase counter rolls over upon counting the prescribed number of clock pulses for a bit cell.
  • the phase detector produces correction up and down outputs depending upon whether the data transition occurs early or late.
  • a data clocking and detection system for a digital data storage system in which digital data represented by transitions within successive bit cells are stored and played back in multiple tracks comprising:
  • phase deviations such as caused by skew, are compensated for in each individual track.
  • a data clocking and detection system for a digital data storage system includes a common controlled oscillator producing the clock pulses applied to the phase detectors for all of the multiple tracks.
  • the phase detector for each track includes a binary counter which counts multiple, 16 nominally in the example, clock pulses for each bit cell.
  • the phase error of the transition in the played back data is determined with respect to the count in the counter. If the transition occurs in a range of counts just prior to or just after the center of the bit cell, counts 4-7 and 8-11 in the example, a correction output representing the magnitude of the phase error is applied to the common controlled oscillator.
  • a correction is applied to the oscillator as described above and, in addition, a phase correction is made by changing the count in the digital counter. For example, when the data transition falls in the count range 0-3, a count is subtracted from the counter and if it occurs in the range of 11-15 a count is added to the counter. In this way, the counters for the various tracks are adjusted differently, one with respect to the other in order to accommodate skew between the tracks.
  • the correction output which is applied to control the common controlled oscillator has a pulse width proportional to the magnitude of the phase error.
  • the correction signal may be a fixed width pulse indicating only the polarity of the phase error. In either case, the correction information from all tracks are combined and applied to correct the oscillator.
  • the controlled oscillator circuitry provided for each track in the prior art is replaced by a single oscillator. This effects a cost saving and reduces the problem of erroneous correction of the controlled oscillator (VCO) caused by bit crowding.
  • VCO controlled oscillator
  • the data clocking and detection system of the present invention provides good tracking of transient variations in data frequency (media velocity) and also provides good tracking of longer term phase changes, such as caused by tape and head skew.
  • Fig. 1 shows the prior art data clocking and detection systems for detecting data played from a plurality of tracks, two tracks being shown in Fig. 1.
  • magnetic tape drive systems record data in nine tracks in a PE or GCR format.
  • Transitions in the played back data are detected by edge detectors 11.
  • Phase detectors 12 detect the phase of the transitions with respect to clock pulses which define the bit cells in which the transitions occur.
  • a countrolled oscillator (VCO) 13 produces these clock pulses.
  • the outputs of the phase detectors 12 are applied to filter 14 which produce a voltage which controls oscillators 13.
  • the clock pulses are used in the detection of data by data detectors 15 which produce a nonreturn to zero output together with a clock which defines the bit cells of the data.
  • a common controlled oscillator 16 produces clock pulses for the phase detectors 18 for all nine tracks.
  • the played back tracks of data are applied to edge detectors 20 which detect the transitions representing data. If these transitions occur, they should occur in the middle of the bit cells.
  • These transitions and the clock pulses from the VCO 16 are applied to the phase detector 18 which produces a correction output representing the phase error of the transition with respect to the clock pulses defining the bit cells. If the transition occurs early, before the center of the bit cell, a CORRECTION UP output is produced; if the transition occurs late, after the middle of the bit cell, a CORRECTION DOWN output is produced.
  • the correction outputs of the phase detectors are combined in the OR gates 22 and 24.
  • the clock pulses, together with played back data, are applied to digital data detect circuits 30 which produce outputs representing played back data in non-return to zero form, together with clock pulses synchronized with the played back data.
  • the digital data detectors of the present invention also produce phase pointers which are bits accompanying the data and which identify suspect data. These phase pointers indicate data represented by transitions occurring extremely early or late in the bit cell. These phase pointers are used in error correction circuitry commonly associated with magnetic tape storage systems.
  • the VCO 16 of the present invention produces a prescribed number of clock pulses for each bit cell.
  • Fig. 3 shows the phase detector circuit 18 which is replicated for each of the nine tracks. It includes a digital phase counter 32 which counts clock pulses from the VCO. Counter 32 normally rolls over and restarts from zero upon counting the 16 clock pulses which define a bit cell.
  • the played back data from the associated track is applied to the transition detector 34 which produces pulses at the detected transitions.
  • Decoding logic including window generator 36 and AND gates 38-44. produce CORRECTION UP and CORRECTION DOWN signals, and SHORT and LONG signals. These signals are produced in accordance with the time range in which the transition occurs with respect to the center of the bit cell. Referring again to Fig. 6A, a SHORT pulse is produced if the transition occurs during -an extreme low range corresponding with counts 0-3.
  • a CORRECTION UP signal is produced if the transition occurs during a range corresponding with counts 0-7; a CORRECTION DOWN output is produced if the transition occurs during a range corresponding with counts 8-15; and a LONG pulse is produced if the transition occurs during an extreme high range corresponding with counts 12-15.
  • the SHORT pulse is produced by AND gate 44 which responds to an output of window circuit 36 which is up during counts 0-3.
  • the CORRECTION UP output is produced by AND gate 42 which responds to a window which is up during counts 0-7;
  • AND gate 40 produces the CORRECTION DOWN signal in response to the window which is up during counts 8-15;
  • AND gate 38 produce the LONG signal in response to the window which is up during counts 12-15.
  • CORRECTION UP and CORRECTION DOWN signals having a width proportional to the phase error
  • the outputs of AND gates 40 and 42 are applied to pulse width logic 46 and 48, respectively.
  • Logic 46 and 48 produce pulses having widths proportional to the time between the transition and the center of the bit cell.
  • Logic 48 produces a pulse that starts at the data edge and stops in the middle of the cell.
  • Counter 45 counts how long after mid-cell a transition occurs. If this late transition occurs, logic 46 produces a pulse proportional to the count in 45.
  • the CORRECTION UP and the CORRECTION DOWN signals are applied to the OR gates 22 and 24 (Fig. 2) to be combined with other CORRECTION UP and CORRECTION DOWN signals to control the VCO. In this manner, the frequency of the VCO is controlled by the phase errors.
  • phase counter 32 For larger phase errors, counts are added to or subtracted from the phase counter 32.
  • AND gate 44 produces a SHORT pulse, a count is subtracted from phase counter 32.
  • AND gate 38 produces a LONG pulse, a count is added to the phase counter 32. This has the effect of advancing or retarding the phase detector of one track with respect to another track. This is used to compensate for phase deviations that might be caused by such factors as head or tape skew.
  • AND gate 50 produces a phase pointer when this occurs.
  • Fig. 4 shows the data detector which is replicated for each of the nine tracks.
  • Data and the output of phase counter 32 (Fig. 3) are applied to the four-bit data integration counter 52.
  • Data detection circuit 54 produces an output indicating a high or low condition of the counter at the end of the bit cell.
  • NRZ data circuit 56 compares the condition at the end of the present bit cell with that of the last bit cell in flip flop 92 to produce an output representing the NRZ data.
  • the data cycle circuit 90 keeps track of the two halves of the PE data cell.
  • NRZ data circuit 56 determines if the integrated data is high or low during the second half of the data cell to produce the NRZ data output.
  • Clock circuit 58 produces a clock output syncbronous with the NRZ data output for either data density.
  • Figs. 5A-5H and 6A-6G depict examples of operation.
  • Fig. 5A the first transition 60 in the data occurs exactly in the middle of the bit cell as defined by the clock in Fig. 5B. There is a perfect lock.
  • the next transition 62 occurs late, after the middle of the bit cell, but within the time defined by counts 8-11 of the phase counter.
  • a CORRECTION DOWN signal as shown in Fig. 5D, is produced.
  • the next transition 64 is very early. It should have occurred at the time 66 in the middle of the bit cell.
  • a phase error pointer is produced as seen in Fig. 5H.
  • the last transition 68 occurs early with respect to the middle of the bit cell 70.
  • a CORRECTION UP signal is produced as indicated in Fig. 5C.
  • Fig. 5E shows the output of the data integration counter 52 in detecting this data.
  • NRZ data circuit 56 produces the output indicated in Fig. 5F.
  • Clock 58 produces the wave form shown in Fig. 5G which is a clock synchronized with the data.
  • Fig. 5H shows the error pointer produced by the AND gate 50 to indicate the large phase error occasioned by the transition 64.
  • Figs. 6A-6G depict the condition of the phase detectors for two tracks wherein one track is skewed with respect to the other.
  • Fig. 6B shows . the played back data for one track and Fig. 6C shows the most significant bit of the phase counter 32 for that track.
  • Fig. 6E shows played back GCR data for another track and Fig. 6F shows the most significant bit of the phase counter 32 for that track.
  • Figs. 6D and 6G show the phase counts for the two tracks. Note that the transition 72 occurred so early that a count was deleted, or skipped, in the phase count by having the counter go from 14 to zero at 76, skipping a count of 15. For the other track the transition 74 occurred so late that a count was added, or duplicated in the phase count at 78 by repeating a count of 12. The result is that the phase counters for the two tracks obtained increased phase skew, one with respect to the other.

Landscapes

  • Engineering & Computer Science (AREA)
  • Signal Processing (AREA)
  • Signal Processing For Digital Recording And Reproducing (AREA)
  • Stabilization Of Oscillater, Synchronisation, Frequency Synthesizers (AREA)

Claims (10)

1. Datentakt- und Detektionssystem für ein digitales Datenspeichersystem, bei dem digitale Daten, die durch Übergänge innerhalb aufeinanderfolgender Bitzellen dargestellt werden, gespeichert und auf mehreren Spuren wiedergegeben werden, mit
- einem Phasendetektor (18) für jede der mehreren Spuren, wobei jeder Phasendetektor (18) ein Korrekturausgangssignal erzeugt, das den Phasenfehler der Übergänge in der zugeordneten Spur bezüglich der Taktimpulse, die die Bitzellen festlegen, darstellt;
- einem Datendetektor (30) für jede der mehreren Spuren, wobei jeder Datendetektor (30) auf die wiedergegebenen Übergänge und auf die Taktimpulse anspricht und Signale erzeugt, die die digitalen Daten darstellen;
- einem gemeinsamen gesteuerten Oszillator (16) für die mehreren Spuren, der Taktimpulse erzeugt, die an den Phasendetektor (18) und den Datendetektor (30) für jede der mehreren Spuren angelegt werden; und mit
- Einrichtungen (22, 24) zum Kombinieren der Korrekturausgangssignale des Phasendetektors (18), um ein Steuersignal zu erzeugen, das an den gesteuerten Oszillator (16) zur Änderung der Frequenz der Taktimpulse in Übereinstimmung mit dem Phasenfehler der Übergänge in den mehrfachen Spuren bezüglich der Bitzellen angelegt wird, wobei der gesteuerte Oszillator (16) eine festgelegte Anzahl von Taktimpulsen für jede Bitzelle erzeugt, jeder Phasendetektor (18) einen digitalen Phasenzähler (32) zum Zählen der Taktimpulse aufweist, der Zähler (32) normalerweise nach dem Zählen der festgelegten Anzahl von Taktimpulsen für eine Bitzelle überläuft, und wobei der Phasendetektor (18) ein Aufwärtskorrektur-Ausgangssignal erzeugt, wenn der Übergang in den wiedergegebenen Daten in der einen Hälfte der Zählung der Taktimpulse auftritt, sowie ein Abwärtskorrektur-Ausgangssignal erzeugt, wenn der Übergang in der anderen Hälfte der Zählung erfolgt, und wobei Einrichtungen (38, 44) vorgesehen sind, die mit den Ausgängen des Phasenzählers (32) verbunden sind und für große Phasenfehler der Übergänge zu-kurz/zu-lang-Signale erzeugen, die an den Zähler (32) zum Subtrahieren/Addieren von Zählungen am Phasenzähler (32) angelegt werden.
2. Datentakt- und Detektionssystem nach Anspruch 1, worin die Einrichtungen zur Erzeugung von zu-kurz/zu-lang-Signalen eine Dekodierlogik (36, 38, 44) aufweisen, die an die binären Ausgänge des Phasenzählers (32) angeschlossen ist, wobei die Dekodierlogik (36, 38, 44) einen zu-kurz-Impuls erzeugt, wenn der Übergang in den Daten erfolgt, wenn sich die Zählung in dem Zähler (32) in einem extrem niedrigen Bereich vor der Mitte der Bitzelle befindet, und wobei die Dekodierlogik (36, 38, 44) einen zu-lang-Impuls' erzeugt, wenn der Übergang in den Daten erfolgt, wenn sich die Zählung in dem Zähler (32) in einem extrem hohen Bereich nach der Mitte der Bitzelle befindet, wobei der zu-kurz-Impuls an den Zähler (32) zur Subtraktion von der Phasenzählung angelegt wird und der zu-lang-Impuls an den Zähler (32) zur Addition zu der Phasenzählung angelegt wird.
3. Datentakt- und Detektionssystem nach Anspruch 1, mit einer Phasenkorrekturlogik (36, 40, 42), die an die binären Ausgänge des Phasenzählers (32) angeschlossen ist, wobei die Phasenkorrekturlogik (36, 40, 42) ein Aufwärtskorrektur-Ausgangssignal erzeugt, wenn der Übergang in den Daten erfolgt, wenn sich die Zählung in dem Zähler (32) in einem niedrigen Bereich von der Mitte der Bitzelle befindet, und wobei die Phasenkorrekturlogik ein Abwärtskorrektur-Ausgangssignal erzeugt, wenn der Übergang in den Daten erfolgt, wenn sich die Zählung in dem Zähler (32) in einem hohen Bereich nach der Mitte der Bitzelle befindet.
4. Datentakt- und Detektionssystem nach Anspruch 1, wobei die Einrichtungen zum Kombinieren aufweisen: -
- Ein Oder-Gatter (22, 24), wobei die KorrekturAusgangssignale von den Phasendetektoren (18) an das Oder-Gatter (22, 24) angelegt sind; und
- einen Filter (26), wobei der Ausgang des Oder-Gatters (22, 24) an den Filter (26) geführt ist und der Ausgang des Filters (26) zur Steuerung des gesteuerten Oszillators (16) angelegt ist.
5. Datentakt- und Detektionssystem nach Anspruch 1, worin der Datendetektor (18) ein Abwärtskorrektur-Ausgangssignal erzeugt, das ein Impuls mit einer Breite ist, die proportional zum Phasenfehler der Übergänge ist.
6. Datentakt- und Detektionssystem nach Anspruch 1, worin der Datendetektor (30) einen Integrationszähler (52) aufweist, wobei die Taktimpulse an diesen Zähler (52) angelegt werden und die wiedergegebenen Übergänge an diesem Zähler (52) zur Erzeugung eines digitalen Signales, das die Daten repräsentiert, anliegen.
7. Datentakt- und Detektionssystem nach Anspruch 1, mit einer Übergangsfehler-Detektionsschaltung (34, 50), die auf die Übergänge in den Daten und auf die binären Zählungen in dem Phasenzähler (32) anspricht und ein Fehlermarkierungssignal erzeugt, wenn der Übergang in den Daten erfolgt, wenn die Zählung in dem Zähler (32), einen großen Phasenfehler anzeigend, in einem niedrigen Bereich oder in einem hohen Bereich ist.
8. Datentakt- und Detektionssystem nach Anspruch 1, wobei jeder Phasendetektor (18) ein Korrekturausgangssignal mit einer Impulsbreite erzeugt, die die Größe des phasenfehlers der Übergänge bezüglich der Taktimpulse darstellt.
9. Datentakt- und Detektionssystem nach Anspruch 8, wobei der Phasendetektor (18) aufweist:
- Einen digitalen Zähler (32) zur Zählung einer Anzahl von Taktimpulsen während der Zeitdauer jeder Bitzelle, und
- eine Dekodierlogik (36, 38, 44), die mit den binären Ausgängen des Zählers (32) verbunden ist und das Korrekturausgangssignal mit einer Breite erzeugt, die proportional der Anzahl von Zählungen ist, um die die Übergänge von der Mitte der Bitzelle verschieden sind.
10. Datentakt- und Detektionssystem nach Anspruch 1, mit einer Logikschaltung (36, 38, 40, 42, 44) in dem Phasendetektor (18) zur Steuerung des Oszillators (16) in Abhängigkeit von Phasenfehlern und zum Subtrahieren/Addieren von Zählungen im Phasenzähler (32), wenn der Phasenfehler relativ groß ist.
EP83902498A 1982-07-06 1983-07-06 Numerisches takt- und detektionssystem für ein numerisches speicherungssystem Expired EP0113765B1 (de)

Applications Claiming Priority (2)

Application Number Priority Date Filing Date Title
US395605 1982-07-06
US06/395,605 US4470082A (en) 1982-07-06 1982-07-06 Digital clocking and detection system for a digital storage system

Publications (3)

Publication Number Publication Date
EP0113765A1 EP0113765A1 (de) 1984-07-25
EP0113765A4 EP0113765A4 (de) 1984-11-16
EP0113765B1 true EP0113765B1 (de) 1987-11-11

Family

ID=23563724

Family Applications (1)

Application Number Title Priority Date Filing Date
EP83902498A Expired EP0113765B1 (de) 1982-07-06 1983-07-06 Numerisches takt- und detektionssystem für ein numerisches speicherungssystem

Country Status (4)

Country Link
US (1) US4470082A (de)
EP (1) EP0113765B1 (de)
DE (1) DE3374474D1 (de)
WO (1) WO1984000435A1 (de)

Families Citing this family (14)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US4644420A (en) * 1984-03-29 1987-02-17 Archive Corporation Circuit and methodology for reading and tracking binary data from magnetic tape independently of the data pattern on the tape
DE3428911A1 (de) * 1984-08-06 1986-02-13 Telefunken Fernseh Und Rundfunk Gmbh, 3000 Hannover Einrichtung zur wiedergabe von digitalen signalen
JPH087941B2 (ja) * 1986-04-10 1996-01-29 ソニー株式会社 デジタル再生機器の同期方法
US4780844A (en) * 1986-07-18 1988-10-25 Commodore-Amiga, Inc. Data input circuit with digital phase locked loop
US4837643A (en) * 1986-11-07 1989-06-06 Archive Corporation Circuit for controlling frequency and phase of voltage controlled oscillator in a data smoother for a streaming cartridge tape drive
GB8704530D0 (en) * 1987-02-26 1987-04-01 Plessey Co Plc Manchester code clock & data recovery system
US5206769A (en) * 1990-04-20 1993-04-27 International Business Machines Corporation Method for controlling a plurality of phase-lock loops from a common frequency control
US5138282A (en) * 1990-04-20 1992-08-11 International Business Machines Corporation Plural phase-lock loops sharing a common frequency control
FR2685518B1 (fr) * 1991-12-23 1994-02-04 Thomson Csf Circuit d'horloge pour systeme de lecture d'informations sequentielles.
US5295128A (en) * 1992-10-28 1994-03-15 International Business Machines Corporation Clock controller employing a discrete time control loop method for clocking data in an asynchronous channel
TW241361B (de) * 1993-05-07 1995-02-21 Philips Electronics Nv
DE69513968T2 (de) * 1994-04-21 2000-05-18 Onstream, Inc. Anordnung zur wiedergabe von n digitalen signalen von n benachbarten spuren auf einem aufzeichnungsträger
US5796682A (en) * 1995-10-30 1998-08-18 Motorola, Inc. Method for measuring time and structure therefor
US7885030B2 (en) * 2008-07-07 2011-02-08 International Business Machines Corporation Methods and systems for delay compensation in global PLL-based timing recovery loops

Family Cites Families (9)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US3778793A (en) * 1972-09-11 1973-12-11 Hitachi Ltd Clocking system for magnetic memory
US3789400A (en) * 1973-01-26 1974-01-29 Honeywell Inf Systems Apparatus for deskewing data signals in a multi-track recording system
US3859631A (en) * 1973-07-16 1975-01-07 Comsci Data Inc Method and apparatus for decoding binary digital signals
US4109236A (en) * 1977-06-17 1978-08-22 Honeywell Information Systems Inc. Apparatus for digital data recovery from mass storage devices
US4357707A (en) * 1979-04-11 1982-11-02 Pertec Computer Corporation Digital phase lock loop for flexible disk data recovery system
US4380815A (en) * 1981-02-25 1983-04-19 Rockwell International Corporation Simplified NRZ data phase detector with expanded measuring interval
US4433424A (en) * 1981-05-11 1984-02-21 International Business Machines Corporation Multichannel common clock
US4385396A (en) * 1981-06-05 1983-05-24 Phillips Petroleum Company NRZ Digital data recovery
US4456884A (en) * 1981-11-16 1984-06-26 Sri International Phase-lock loop and Miller decoder employing the same

Also Published As

Publication number Publication date
WO1984000435A1 (en) 1984-02-02
EP0113765A1 (de) 1984-07-25
US4470082A (en) 1984-09-04
EP0113765A4 (de) 1984-11-16
DE3374474D1 (en) 1987-12-17

Similar Documents

Publication Publication Date Title
EP0113765B1 (de) Numerisches takt- und detektionssystem für ein numerisches speicherungssystem
US4085288A (en) Phase locked loop decoder
US3944940A (en) Versatile phase-locked loop for read data recovery
US3765005A (en) Digital signal record systems
US4644420A (en) Circuit and methodology for reading and tracking binary data from magnetic tape independently of the data pattern on the tape
US4472686A (en) Circuit for reproducing and demodulating modulated digital signals
JPH1116137A (ja) 識別パルス幅を有する磁気トラックを追跡するサーボシステム
GB1319358A (en) Magnetic recording systems
US4003086A (en) Dynamic loop gain alteration for data retrieval
US4292655A (en) System incorporating word synchronization for a serial signal sequence
US3827078A (en) Digital data retrieval system with dynamic window skew
US3382492A (en) Magnetic data recording formatting
US5485476A (en) Method and system for error tolerant synchronization character detection in a data storage system
US3821798A (en) Resynchronizable recording system
US3789380A (en) Digital recording at twice nyquist bandwidth
US3643228A (en) High-density storage and retrieval system
JPH01208769A (ja) バーストエラー訂正装置
US3727143A (en) Integrating level sensing circuit
US3656149A (en) Three frequency data separator
US4044329A (en) Variable cyclic redundancy character detector
US3778787A (en) Readback systems for digital recorders
CA1205905A (en) Digital clocking and detection system for a digital storage system
CA1156755A (en) Method and apparatus for detecting a splicing point of a magnetic medium
GB1390074A (en) Detection and correction of phase encoded data
EP0206766B1 (de) Aufspüren von schnellen Geschwindigkeitsänderungen bei einem Bandantrieb

Legal Events

Date Code Title Description
PUAI Public reference made under article 153(3) epc to a published international application that has entered the european phase

Free format text: ORIGINAL CODE: 0009012

17P Request for examination filed

Effective date: 19840306

AK Designated contracting states

Designated state(s): DE FR GB

17Q First examination report despatched

Effective date: 19860226

GRAA (expected) grant

Free format text: ORIGINAL CODE: 0009210

AK Designated contracting states

Kind code of ref document: B1

Designated state(s): DE FR GB

REF Corresponds to:

Ref document number: 3374474

Country of ref document: DE

Date of ref document: 19871217

ET Fr: translation filed
PLBE No opposition filed within time limit

Free format text: ORIGINAL CODE: 0009261

STAA Information on the status of an ep patent application or granted ep patent

Free format text: STATUS: NO OPPOSITION FILED WITHIN TIME LIMIT

26N No opposition filed
PGFP Annual fee paid to national office [announced via postgrant information from national office to epo]

Ref country code: GB

Payment date: 19920629

Year of fee payment: 10

PGFP Annual fee paid to national office [announced via postgrant information from national office to epo]

Ref country code: FR

Payment date: 19920730

Year of fee payment: 10

PGFP Annual fee paid to national office [announced via postgrant information from national office to epo]

Ref country code: DE

Payment date: 19920929

Year of fee payment: 10

PG25 Lapsed in a contracting state [announced via postgrant information from national office to epo]

Ref country code: GB

Effective date: 19930706

GBPC Gb: european patent ceased through non-payment of renewal fee

Effective date: 19930706

PG25 Lapsed in a contracting state [announced via postgrant information from national office to epo]

Ref country code: FR

Effective date: 19940331

PG25 Lapsed in a contracting state [announced via postgrant information from national office to epo]

Ref country code: DE

Effective date: 19940401

REG Reference to a national code

Ref country code: FR

Ref legal event code: ST