EP0112362A1 - Apparatus for decreasing characters presented on a display - Google Patents

Apparatus for decreasing characters presented on a display

Info

Publication number
EP0112362A1
EP0112362A1 EP83902140A EP83902140A EP0112362A1 EP 0112362 A1 EP0112362 A1 EP 0112362A1 EP 83902140 A EP83902140 A EP 83902140A EP 83902140 A EP83902140 A EP 83902140A EP 0112362 A1 EP0112362 A1 EP 0112362A1
Authority
EP
European Patent Office
Prior art keywords
character
memory
characters
address
display
Prior art date
Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
Withdrawn
Application number
EP83902140A
Other languages
German (de)
English (en)
French (fr)
Inventor
Lars Gunnar LINDSTRÖM
Current Assignee (The listed assignees may be inaccurate. Google has not performed a legal analysis and makes no representation or warranty as to the accuracy of the list.)
Telefonaktiebolaget LM Ericsson AB
Original Assignee
Telefonaktiebolaget LM Ericsson AB
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by Telefonaktiebolaget LM Ericsson AB filed Critical Telefonaktiebolaget LM Ericsson AB
Publication of EP0112362A1 publication Critical patent/EP0112362A1/en
Withdrawn legal-status Critical Current

Links

Classifications

    • GPHYSICS
    • G09EDUCATION; CRYPTOGRAPHY; DISPLAY; ADVERTISING; SEALS
    • G09GARRANGEMENTS OR CIRCUITS FOR CONTROL OF INDICATING DEVICES USING STATIC MEANS TO PRESENT VARIABLE INFORMATION
    • G09G5/00Control arrangements or circuits for visual indicators common to cathode-ray tube indicators and other visual indicators
    • G09G5/22Control arrangements or circuits for visual indicators common to cathode-ray tube indicators and other visual indicators characterised by the display of characters or indicia using display control signals derived from coded signals representing the characters or indicia, e.g. with a character-code memory
    • G09G5/24Generation of individual character patterns
    • G09G5/26Generation of individual character patterns for modifying the character dimensions, e.g. double width, double height

Definitions

  • the invention relates to a method and apparatus, in the presentation of alphanumerical or graphical characters on a display, for producing the charac ⁇ ters in a decreased format in relation to a given normal size.
  • German Offenlegungsschriften nr 2715075 and 2727901 teach different methods for enlarging characters in their presentation on displays. It is also known to change the position and format of the characters on the display.
  • the method and apparatus in accordance with' the invention relate to the decrease in size of characters.
  • the known methods are intended to enlarge characters and do not include decreasing their size.
  • the method and apparatus solving the problem in question are characterized by the claim, and include a symbol or character generator containing a font memory CM in which each character to be presented on a display is stored in a given normal size in a character matrix, consisting of a plurality of rows and columns, individually associated with each of the characters.
  • the character matrix also stored the character configuration in the form of logical ones and zeros.
  • Presentation on the display is controlled by a control unit, in turn activated by a microprocessor, both of which . are manufactured by MOTOROLA, the former denotred M6845 and the latter M68000.
  • MOTOROLA the former denotred M6845 and the latter M68000.
  • the principle is that characters can be formed on the display with the aid of closely lying dots, of which some are alight and some extinguished.
  • the human eye integrates these dots into lines constituting the desired character image.
  • the display unit is divided horizontally and vertically into a plurality of dots, which are lighted or extinguished in response to the configu- ration of the presented character.
  • the information as to what dots (bits) are to be lit on the screen comes from said character generator.
  • a document memory DM contains data as to what character is to be selected in the character generator, and the control circuit M6845 sends synchronizing signals such that the right character address is indicated and the right column selected.
  • a decreased character is generated by the character generator when, after indication in the font memory, a plurality of rows and columns in the character matrix is jumped over according to the desired degree of reduction.
  • the advantage of the method and apparatus in accordance with the invention is that, e.g. for halving, the display can be utilized to present twice as many rows and twice as many characters per row. Furthermore, the necessity of storing a bit pattern for the half-size format and increasing the memory capacity for storing the pattern is of course avoided.
  • Figure 1 is a block diagram of the apparatus in accordance with the invention
  • Figure 2 illustrates examples of character structure for normal and halved character size
  • Figure 3 illustrates a combination of OR-circuits and shift registers in accordance with the invention.
  • the apparatus in accordance with the invention includes a control circuit CU for controlling the character configuration on a conventional display.
  • the control circuit is made by MOTOROLA, type MC6845.
  • the principle for controlling the presentation is, as already mentioned, that the character can be formed on a display with the aid of closely lying dots or points of light, of which some are alight and others are extinguished, and that the human eye integrates these light dots into lines constituting the desired character imaga.
  • these lines are created with the aid of columns, each of which normally contains 24 light dots.
  • a place on the screen devoted to one character may include 12 such juxtaposed columns, although this number is not fixed at 12, and can be varied.
  • the desired character is created by appropriate light dots being alight or extinguished.
  • the display has room for a total of 25 text rows in the presentation of the characters in their normal size.
  • the electron beam is controlled such that the beam sweeps vertically, starting at the lower left hand corner of the screen.
  • 25 columns appear one above the other, the first column in the lower left hand corner of the screen and the last column in the upper left hand corner.
  • Each of the columns includes 24 dots. These are the first columns for each character row presented.
  • the beam returns to the lower edge of the display and the second sweep starts so that the second column in the character matrix appears.
  • After a completed second sweep the second column in each character row appears on the display. In the example, when twelve such sweeps have been completed, the first character in each row on each of the 25 rows has been presented on the display.
  • a halving of the character has been selected for the sake of simplicity, although it is naturally possible to execute reduction by some other factor.
  • the indicated character can be reduced to half its height and half its width.
  • the selection of a character matrix consisting of 24x12 dots as against the normal 16x8 dots enables forming each character two dots thick. By lighting dots in pairs both in height and width there is thus obtained a character thickness which guarantees in said halving of the charac ⁇ ter format that at least one of the dots in the respective dot pair is lilt, i.e. the configuration of the character is retained.
  • outputs from the control circuit CU are connected to the inputs on a multiplexor Ml, type 74S157.
  • a microprocessor CP made by MOTOROLA, type M68000.
  • a charging step character information in ASCII code is written, via the processor and a first bus switch BS1, type 74LS245 into a document memory DM from a keyboard TB connected to the processor. The memory is then charged with the information which is to be read out later and presented on the display.
  • the processor CP analyzes the ASCII codes from the keyboard and distributes the characters to the right places in the document memory, which is a RAM buffer memory made by HITACHI, type MCM 6665-20.
  • the document memory DM is addressed from the processor CP via the multiplexor Ml and further obtains an indicating signal from the control unit CU. In the memory DM there is thus selected what characters shall be presented on the display, and in what position the presentation shall take place.
  • the memory positions thus contain the ASCII codes for the characters which are to be presented in the positions determined by the address.
  • the bus switch BS1 connected to the outputs of the memory DM, has the task of controlling, as necessary, the direction of the data flow to, or from, the memory DM.
  • a holding circuit L distributes the ASCII-coded address from the memory DM to a second multiplexor M2, type 74S157.
  • This address information consists of eight bits, and is the ASCII code for the character which is to be presented in a given position on the display. These eight bits are supplied to the address inputs on a font memory CM, made by HITACHI, type MCM 6665-20, and indicate the dot presentation for a given character in the memory CM. Accordingly, what dots in the dot matrix of a character that are to be lit on the display are determined in the memory CM.
  • the ASCII code indicates all of the 288 dots (24x12) in the dot matrix.
  • the ASCII code is supplemented in the multiplexor M2 by a further code of 5 bits determining which of the 12 juxtaposed columns are addressed in the character matrix.
  • This column address code is sent from the control unit CU to a column address compression circuit KA, type 74LS569, via said multiplexor M2 to further address inputs on the font memory CM.
  • the circuit KA consists of a controllable shift register which normally givens the same address on its output as is received on its inputs when no reduction is desired. Accordingly, this means that in a normal case each of the columns is indicated in the character dot matrix.
  • the ASCII code for a given character is fed out as an address from the document memory DM to the font memory CM, as many times as correspond to the number of columns in the character. For 12 columns, each character address is thus fed out 12 times.
  • the information is read out from the outputs on the memory CM, in binary form for the selected dot pattern, to the inputs on a second bus switch BS2, type 74LS245, the task of which is to determine the data flow direction, i.e. from or to the memory CM.
  • the information is fed from the outputs on the switch BS2 to the inputs on a gate network OR consisting of a plurality of OR circuits, type 74LS32.
  • OR circuits From the OR circuits the information is fed to the inputs on a plurality of shift registers SR, type 74LS377.
  • the function of the OR circuits is to feed information to the register SR as to what dots are to be lit on the display under the control of signals El, E2, E3, which are applied from the processor CP to the inputs on the network OR, in response to whether each dot or alternate dots are to be Hit, i.e. whether the normal-sized character or reduced size character is desired.
  • Figure 3 illustrates the combination of OR circuits according to the invention.
  • control input E2 is given a signal from the processor CP, which causes dot pattern for the selected character to be transferred unchanged to the screen.
  • the control inputs El and E3 are activated in the decreasing process, but not E2, such that only alternate dots are lit in the vertical direction.
  • the character is then presented at half its height in relation to the normal case.
  • a control , input E4 on the compression circuit KA is activated, such as to function as a multiplier with the factor 2.
  • This address thus constituting the ASCII code for the character which is to be presented in position MA-0 on the display, consists of eight bits. These eight bits indicate a dot representation of a particular character in the font memory CM. As previously mentioned, a character matrix which is 24 dots high and 12 dots wide corresponds to this dot represen ⁇ tation. After feeding out from the multiplexor M2 to the font memory CM, the ASCII code indicates all 288 dots in the given matrix. If there are 12 columns in each character, then the ASCII code is fed out from the document memory DM to the address inputs on the font memory CM twelve times for each character.
  • the ASCII code in the multiplexor M2 is extended by a further five bits, which, on reception in the font memory, define what column is to be read out.
  • This supplementary address is obtained, as mentioned earlier, from the column address circuit KA, the inputs of which are fed from the control unit CU. In normal use of the display equipment, no reduction of the characters takes place.
  • the control input E2 of the gate network OR is then acti ⁇ vated ( Figure 3), the signals from the font memory CM via the bus switch BS2 to the inputs a-x on the gate network OR passing it without being affected.
  • the shift register SR is thus supplied with a complete, unreduced column embracing 24 dots.
  • the column address compression circuit KA functions such that the control input E4 is not activated in normal operation. Each column in the character matrix is then pointed out from this circuit.
  • the shift register SR is thus filled with compressed columns from two vertically juxtaposed characters. This information is fed conventionally from the shift register to a display dot memory ⁇ /OC for further feeding to the display.
  • the memory VOC is a RAM memory, type MCM 6664-20, and is used as a buffer memory in which information from the shift register SR is written in at a low rate, and from which reading-out to the display takes place at a high rate. The memory sends refresh information, to the screen CRT.
  • the column address compression circuit KA is activated, as mentioned, for feeding out halfsized formats so that when the first sweep line (address - 0) is fed out, and the control circuit CU sends the address information to the circuit KA for the second vertical line, this address is multiplied by 2, such that the third line (address - 2) is fed out from the font memory CM instead.
  • a character which is reduced to half the normal size stored in the character matrix is thus displayed in the manner described.

Landscapes

  • Engineering & Computer Science (AREA)
  • Physics & Mathematics (AREA)
  • Computer Hardware Design (AREA)
  • General Physics & Mathematics (AREA)
  • Theoretical Computer Science (AREA)
  • Controls And Circuits For Display Device (AREA)
  • Control Of Indicators Other Than Cathode Ray Tubes (AREA)
  • Gas-Filled Discharge Tubes (AREA)
  • Digital Computer Display Output (AREA)
  • Input Circuits Of Receivers And Coupling Of Receivers And Audio Equipment (AREA)
EP83902140A 1982-06-23 1983-06-16 Apparatus for decreasing characters presented on a display Withdrawn EP0112362A1 (en)

Applications Claiming Priority (2)

Application Number Priority Date Filing Date Title
SE8203920 1982-06-23
SE8203920A SE431037B (sv) 1982-06-23 1982-06-23 Sett for forminskning av tecken vid presentation pa en bildskerm samt anordning for genomforande av settet

Publications (1)

Publication Number Publication Date
EP0112362A1 true EP0112362A1 (en) 1984-07-04

Family

ID=20347170

Family Applications (1)

Application Number Title Priority Date Filing Date
EP83902140A Withdrawn EP0112362A1 (en) 1982-06-23 1983-06-16 Apparatus for decreasing characters presented on a display

Country Status (7)

Country Link
EP (1) EP0112362A1 (da)
JP (1) JPS59501180A (da)
DK (1) DK89884A (da)
FI (1) FI840702A (da)
NO (1) NO840657L (da)
SE (1) SE431037B (da)
WO (1) WO1984000223A1 (da)

Families Citing this family (2)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
JPS6055767A (ja) * 1983-08-25 1985-04-01 インタ−ナショナル ビジネス マシ−ンズ コ−ポレ−ション イメージのビット数を減少する方法及び装置
FI973041A (fi) 1997-07-18 1999-01-19 Nokia Mobile Phones Ltd Laite ja menetelmä kuvan näyttämiseksi

Family Cites Families (2)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
GB1580696A (en) * 1976-06-21 1980-12-03 Texas Instruments Ltd Alphanumeric character display apparatus and system
JPS5852231B2 (ja) * 1978-04-14 1983-11-21 ファナック株式会社 キヤラクタデイスプレイ

Non-Patent Citations (1)

* Cited by examiner, † Cited by third party
Title
See references of WO8400223A1 *

Also Published As

Publication number Publication date
SE431037B (sv) 1983-12-27
JPS59501180A (ja) 1984-07-05
DK89884D0 (da) 1984-02-22
FI840702A0 (fi) 1984-02-21
SE8203920L (sv) 1983-12-24
FI840702A (fi) 1984-02-21
WO1984000223A1 (en) 1984-01-19
NO840657L (no) 1984-02-21
SE8203920D0 (sv) 1982-06-23
DK89884A (da) 1984-02-22

Similar Documents

Publication Publication Date Title
US4283724A (en) Variable size dot matrix character generator in which a height signal and an aspect ratio signal actuate the same
US4486856A (en) Cache memory and control circuit
EP0042292A2 (en) Scrolling in video display unit
GB1311503A (en) Display device including roll and crawl capabilities
JPH0644391B2 (ja) デュアル・ポート・メモリ
US4570158A (en) Horizontal and vertical image inversion circuit for a video display
AU650139B2 (en) Method and apparatus for generating video signals
EP0138243A1 (en) A double height algorithm for CRT character display
NO148390B (no) Tegngenerator.
US4309700A (en) Cathode ray tube controller
US4910505A (en) Graphic display apparatus with combined bit buffer and character graphics store
US6281876B1 (en) Method and apparatus for text image stretching
EP0032942B1 (en) Video display terminal
CA1335215C (en) Flat panel display attribute generator
US4737780A (en) Display control circuit for reading display data from a video RAM constituted by a dynamic RAM, thereby refreshing memory cells of the video RAM
US4156238A (en) Display apparatus having variable text row formating
EP0112362A1 (en) Apparatus for decreasing characters presented on a display
JPH0731489B2 (ja) メモリ・アレイのアクセス方法
US4648032A (en) Dual purpose screen/memory refresh counter
KR950008023B1 (ko) 래스터 주사 표시 시스템
JPH037957B2 (da)
EP0107687B1 (en) Display for a computer
EP0175342A2 (en) Mixing of line drawings and text in a CRT display system
JPS597115B2 (ja) アドレス作成方法
EP0105491A2 (en) Font display and text editing system

Legal Events

Date Code Title Description
PUAI Public reference made under article 153(3) epc to a published international application that has entered the european phase

Free format text: ORIGINAL CODE: 0009012

17P Request for examination filed

Effective date: 19840204

AK Designated contracting states

Designated state(s): AT DE GB NL

STAA Information on the status of an ep patent application or granted ep patent

Free format text: STATUS: THE APPLICATION HAS BEEN WITHDRAWN

18W Application withdrawn

Withdrawal date: 19860224

RIN1 Information on inventor provided before grant (corrected)

Inventor name: LINDSTROEM, LARS GUNNAR