EP0077332A1 - Pulse width modulation decoder - Google Patents

Pulse width modulation decoder

Info

Publication number
EP0077332A1
EP0077332A1 EP19820900524 EP82900524A EP0077332A1 EP 0077332 A1 EP0077332 A1 EP 0077332A1 EP 19820900524 EP19820900524 EP 19820900524 EP 82900524 A EP82900524 A EP 82900524A EP 0077332 A1 EP0077332 A1 EP 0077332A1
Authority
EP
European Patent Office
Prior art keywords
capacitor
value
pwm signal
pwm
signal
Prior art date
Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
Withdrawn
Application number
EP19820900524
Other languages
German (de)
French (fr)
Inventor
Roy P. Moeller
Current Assignee (The listed assignees may be inaccurate. Google has not performed a legal analysis and makes no representation or warranty as to the accuracy of the list.)
Beckman Coulter Inc
Original Assignee
Beckman Instruments Inc
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by Beckman Instruments Inc filed Critical Beckman Instruments Inc
Publication of EP0077332A1 publication Critical patent/EP0077332A1/en
Withdrawn legal-status Critical Current

Links

Classifications

    • H—ELECTRICITY
    • H03—ELECTRONIC CIRCUITRY
    • H03K—PULSE TECHNIQUE
    • H03K9/00—Demodulating pulses which have been modulated with a continuously-variable signal
    • H03K9/08—Demodulating pulses which have been modulated with a continuously-variable signal of duration- or width-mudulated pulses or of duty-cycle modulated pulses

Definitions

  • the present invention relates to circuits for decoding or demodulating pulse width modulated (PWM) signals.
  • PWM pulse width modulated
  • Pulse width modulation is a method of encoding a sequence of numerical values by modulating the duty cycle of a fixed-frequency square-wave carrier signal. More specifically, the duty cycle of each successive period of the carrier signal is modulated so as to be proportional to the corresponding numerical value in the sequence.
  • the information represented by the sequence of numerical values is typically either a succession of distinct measurement results or else periodic samples of a continuous waveform.
  • a PWM decoder The purpose of a PWM decoder is to recover from the modulated signal the originally encoded sequence of numerical values, typically by generating an analog signal successively proportional thereto.
  • One known PWM decoder comprises a resistor-capacitor integrator circuit. Before each successive period of the PWM signal, the integrator is initialized by discharg ing the integrator capacitor. During the period, a fixed current is supplied to the integrator capacitor during the time the PWM square-wave has one of its two alternating values. At the end of the period, the capacitor voltage is proportional to the duty cycle of the PWM signal during that period, and hence to the value of the encoded information. This capacitor voltage is typically stored by a sample-and-hold circuit so that the integrator can immediately thereafter be initialized to decode the next period of the PWM signal.
  • the present invention is a decoder for pulse width modulated (PWM) signals comprising an integrator and a sample-and-hold circuit wherein the sample-andhold output signal is fed back to the input of the integrator.
  • PWM pulse width modulated
  • One advantage of the present invention is that the integrator need not be initialized periodically. If the integrator is implemented with an integrator capacitor, the capacitor need not be discharged periodically, thereby avoiding offset errors due to the dielectric absorption of the capacitor.
  • FIG. 1 is a waveform diagram of a PWM signal having a fixed repetition period T, each period beginning with a "low" to "high” transition.
  • Figure 2 is a waveform diagram of a PWM signal having a fixed repetition period T, each period beginning with a "high” to “low” transition.
  • Figure 3 is a block diagram of a PWM decoder according to the present invention.
  • Figure 4 is an electrical schematic of the preferred embodiment of a PWM decoder according to the present invention.
  • Figure 1 depicts the waveform of a typical PWM signal.
  • the signal alternates between “high” and “low” values V H and V L at a fixed frequency or repetition rate 1/T, or equivalently, a fixed repetition period T.
  • the duty cycle of each period of the PWM signal is the ratio of the time “t” that the PWM signal is “high” during the period to the total duration "T” of the period.
  • Figure 1 illustrates two periods of a PWM signal having duty cycles of t 1 /T and t 2 /T during the first and second periods, respectively.
  • Each period of the PWM signal shown in Figure 1 consists of a first time interval when the PWM signal is "high”, followed by a second time interval when the PWM signal is "low”.
  • FIG 2 depicts a PWM signal identical to that shown in Figure 1 except that the first and second time intervals are reversed.
  • each period of the PWM signal shown in Figure 2 consists of a first time interval when the PWM signal is "low", followed by a second time interval when the PWM signal is "high".
  • the sum of the durations of the first and second time intervals within each period is the repetition period T of the PWM signal.
  • a PWM signal may be encoded according to either one of the two formats illustrated in Figures 1 and 2.
  • FIG. 3 is a block diagram of a PWM decoder according to the present invention.
  • the PWM decoder receives a PWM signal at input terminal 10 and produces a decoder output signal V o at output terminal 12 whose value during each period of the PWM signal is proportional to the duty cycle of the PWM signal during the preceding period.
  • the PWM decoder includes an integrator 14 that produces an output signal 16 proportional to the time integral of its input signal 18.
  • Sample-and-hold circuit 20 produces the decoder output signal V o by sampling the integrator output signal 16 at the begin ning of each period of the PWM signal 10. More specifically, the decoder output signal 12 equals a proportionality factor G 3 times the value of the integrator output signal 16 at the time of the most recent transition of the PWM signal 10 from its second value to its first value.
  • the integrator input signal 18 is obtained by summing a first value equal to a proportionality factor G, times the input signal 10 and a second value equal to a proportionality factor G 2 times the decoder output signal 12.
  • blocks 22, 24 and 26 are used to represent the proportionality factors G 1 , G 2 and G 3 . While such proportionality factors may be implemented as separate amplifiers, blocks 22, 24 and 26 are more preferably incorporated in the circuits which implement integrator 14 and sample-and-hold 20.
  • example-and-hold 20 may include an amplifier whose gain determines the proportionality factor G 3 . Thus, such an amplifier would be an element of both sample-and-hold 20 and block 26.
  • integrator 14 shown in Figure 4, which includes capacitor 28, amplifier 34, and resistors 38 and 36.
  • the circuit operation will be described more fully below, it may be recognized at this point that the proportionality factors G 1 and G 2 are inversely proportional to the resistances of resistors 38 and 36, respectively.
  • blocks 22 and 24 respectively comprise resistors 38 and 36, such resistors also being elements of integrator 14.
  • V o (-G 1 /G 2 ) [V L + (V H -V L ) (t/T)] (1)
  • V o -V H (G 1 /G 2 ) (t/T) (2)
  • the settling time required for the value V o of the output signal to converge to the values given in Equations (1) and (2) above is determined by the product of the proportionality constants G 2 and G 3 .
  • the PWM decoder is said to be critically damped when the product of G 2 and G 3 equals minus one times the repetition frequency 1/T of the PWM signal.
  • the settling time of the PWM decoder is zero; that is, the value V o of the decoder output signal assumes the values given in Equations (1) and (2) above immediately after each period of the PWM signal, without any initial settling time.
  • Equations (1) and (2) If the product G 2 G 3 differs somewhat from the critical damping value -1/T, a settling time will be required for the output signal V of the PWM decoder to converge to the values given in Equations (1) and (2). The greater the difference between the product G 2 G 3 and the critical damping value, the longer the required settling time. If the product G 2 G 3 is less than or equal to -2/T or is greater than or equal to zero, the PWM decoder will be unstable and the decoder output V o will never converge to a stable value.
  • FIG. 4 shows the preferred embodiment of a PWM decoder according to the present invention.
  • integrator 14 comprises a capacitor 28 connected between inverting input 30 and output 32 of an operational amplifier 34. Because of the high gain of operational amplifier 34, the voltage at the amplifier inverting input 30 essentially equals zero Volts, and the voltage at the amplifier output 32 equals the voltage across the capacitor 28.
  • Sampleand-hold circuit 20 samples the capacitor voltage at the beginning of each period of the PWM signal and produces decoder output voltage V o at output terminal 12 equal to the most recently sampled value of the capacitor voltage.
  • the sample-and-hold circuit 20 should be triggered by each "low” to "high” transition of the PWM signal 10.
  • the sample-and-hold circuit should trigger on “high” to "low” transitions of the PWM signal.
  • Resistor 36 connects between amplifier inverting input 30 and decoder output 12, thereby supplying to capacitor 28 a current proportional to the decoder output voltage V o .
  • resistor 38 connects to amplifier inverting input 30 to supply capacitor 28 a current proportional to the duty cycle of the PWM signal received at input terminal 10.
  • resistor 38 is not connected directly to input terminal 10; instead, resistor 38 is switchably connected to a reference voltage source V R through analog switch 40.
  • Switch 40 is controlled by the PWM signal received at input terminal 10 so as to be closed and opened, respectively, when the PWM signal has its "high” and "low” values . Switch 40 makes the decoder operation indepen dent of the amplitude of the incoming PWM signal by effectively replacing it with one having a fixed high value V R and a fixed low value of zero.
  • the decoder output voltage V converges after an initial settling period to the value given by the following equation wherein R 1 and R 2 denote the resistances of resistors 38 and 36, respectively:
  • V o -V R (R 2 /R 1 ) (t/T) (3)
  • Equation (3) shows that the decoder output voltage V o is directly proportional to the duty cycle t/T of the PWM signal and is independent of the capacitance of capacitor 28.
  • the values of resistor 36 and capacitor 28 determine the stability and settling time of the PWM decoder shown in Figure 4.
  • the decoder will be critically damped and the settling time will be zero if the product of the resistance of resistor 36 and the capacitance of capacitor 28 equals the repetition period T of the PWM signal.
  • the settling time of the decoder will increase as this resistance-capacitance product deviates from the critically damped value.
  • the decoder will be stable so long as the resistance-capacitance product is less than two times the critically damped value, that is, less than twice the repetition period T.
  • the present invention thereby avoids offset errors inherent in prior art designs because of dielectric absorption which prevents the integrator capacitor from being completely discharged.
  • Another advantage of the described PWM decoder is that the value to which the decoder output voltage settles is independent of the capacitance of the integrator capacitor. As a result, the accuracy of the decoder will not be degraded by the use of an integrator capacitor subject to thermal drift and having only ordinary capacitance tolerances.
  • Another advantage of the present invention is that the decoder output is proportional to the true duty cycle t/T.
  • many prior art designs produce an output proportional only to the duration "t" of the "high” interval within each period of the PWM signal, independent of the repetition period T.

Landscapes

  • Analogue/Digital Conversion (AREA)
  • Compression, Expansion, Code Conversion, And Decoders (AREA)

Abstract

Un decodeur pour des signaux modules par largeur d'impulsion (PWM) comprend un integrateur (14) et un circuit d'echantillonnage-blocage (20) ou le signal de sortie d'echantillonnage-blocage est renvoye a l'entree de l'integrateur (14). Aucune initialisation periodique de l'integrateur (14) n'est requise. Les gains de l'integrateur (14) et le circuit d'echantillonnage-blocage (20) ainsi que la capacitance du condensateur (28) de l'integrateur n'affectent que le temps de stabilisation du decodeur, non la valeur a laquelle la sortie du decodeur (Vo) se stabilise finalementA decoder for pulse width modulated signals (PWM) includes an integrator (14) and a sampling-blocking circuit (20) where the sampling-blocking output signal is returned to the input of the integrator (14). No periodic initialization of the integrator (14) is required. The gains of the integrator (14) and the sampling-blocking circuit (20) as well as the capacitance of the capacitor (28) of the integrator only affect the stabilization time of the decoder, not the value at which the decoder output (Vo) finally stabilizes

Description

PULSE WIDTH MODULATION DECODER
Background of the Invention
1. Field of the Invention
The present invention relates to circuits for decoding or demodulating pulse width modulated (PWM) signals.
2. Description of the Prior Art
Pulse width modulation (PWM) is a method of encoding a sequence of numerical values by modulating the duty cycle of a fixed-frequency square-wave carrier signal. More specifically, the duty cycle of each successive period of the carrier signal is modulated so as to be proportional to the corresponding numerical value in the sequence. The information represented by the sequence of numerical values is typically either a succession of distinct measurement results or else periodic samples of a continuous waveform.
The purpose of a PWM decoder is to recover from the modulated signal the originally encoded sequence of numerical values, typically by generating an analog signal successively proportional thereto. One known PWM decoder comprises a resistor-capacitor integrator circuit. Before each successive period of the PWM signal, the integrator is initialized by discharg ing the integrator capacitor. During the period, a fixed current is supplied to the integrator capacitor during the time the PWM square-wave has one of its two alternating values. At the end of the period, the capacitor voltage is proportional to the duty cycle of the PWM signal during that period, and hence to the value of the encoded information. This capacitor voltage is typically stored by a sample-and-hold circuit so that the integrator can immediately thereafter be initialized to decode the next period of the PWM signal.
One disadvantage of the described prior art PWM decoder is that its output voltage is inversely proportional to the capacitance of the integrator capacitor. Since it generally is impractical to manufacture capacitors to high tolerances, such a PWM decoder generally requires expensive individual calibration to attain high accuracy. In addition, the integrator capacitor is subject to thermal drift which upsets the accuracy of such calibration.
Another disadvantage of the described prior art PWM decoder is that it requires initialization between each period of the PWM square-wave signal by discharging the integrator capacitor. However, capacitors suffer a dielectric absorption effect that prevents them from being completely discharged during the short time available before the beginning of each period. This introduces an offset error in the decoder output. Summary of the Invention The present invention is a decoder for pulse width modulated (PWM) signals comprising an integrator and a sample-and-hold circuit wherein the sample-andhold output signal is fed back to the input of the integrator.
One advantage of the present invention is that the integrator need not be initialized periodically. If the integrator is implemented with an integrator capacitor, the capacitor need not be discharged periodically, thereby avoiding offset errors due to the dielectric absorption of the capacitor.
Another advantage of the present invention is that, after an initial settling, time, the decoder output settles to a value independent of the gains of the integrator and sample-and-hold circuits. In particular, if the integrator is implemented with an integrator capacitor, the settled value is independent of the capacitance of the integrator capacitor. As a result, high decoder accuracy can be achieved without calibrating the decoder to compensate for capacitor tolerances. In addition, the decoder accuracy is not degraded by the capacitor's thermal drift. The only effect of capacitor deviations is a change in the decoder's settling time. Brief Description of the Drawings Figure 1 is a waveform diagram of a PWM signal having a fixed repetition period T, each period beginning with a "low" to "high" transition.
Figure 2 is a waveform diagram of a PWM signal having a fixed repetition period T, each period beginning with a "high" to "low" transition. Figure 3 is a block diagram of a PWM decoder according to the present invention.
Figure 4 is an electrical schematic of the preferred embodiment of a PWM decoder according to the present invention.
Detailed Description of the Preferred Embodiments
Before discussing the operation of the PWM decoder according to the present invention, the characteristics of a PWM signal will be reviewed.
Figure 1 depicts the waveform of a typical PWM signal. The signal alternates between "high" and "low" values VH and VL at a fixed frequency or repetition rate 1/T, or equivalently, a fixed repetition period T. The duty cycle of each period of the PWM signal is the ratio of the time "t" that the PWM signal is "high" during the period to the total duration "T" of the period. For example, Figure 1 illustrates two periods of a PWM signal having duty cycles of t1/T and t2/T during the first and second periods, respectively. Each period of the PWM signal shown in Figure 1 consists of a first time interval when the PWM signal is "high", followed by a second time interval when the PWM signal is "low". Figure 2 depicts a PWM signal identical to that shown in Figure 1 except that the first and second time intervals are reversed. In other words, each period of the PWM signal shown in Figure 2 consists of a first time interval when the PWM signal is "low", followed by a second time interval when the PWM signal is "high". In both Figures, the sum of the durations of the first and second time intervals within each period is the repetition period T of the PWM signal. In practice, a PWM signal may be encoded according to either one of the two formats illustrated in Figures 1 and 2.
Figure 3 is a block diagram of a PWM decoder according to the present invention. The PWM decoder receives a PWM signal at input terminal 10 and produces a decoder output signal Vo at output terminal 12 whose value during each period of the PWM signal is proportional to the duty cycle of the PWM signal during the preceding period.
The PWM decoder includes an integrator 14 that produces an output signal 16 proportional to the time integral of its input signal 18. Sample-and-hold circuit 20 produces the decoder output signal Vo by sampling the integrator output signal 16 at the begin ning of each period of the PWM signal 10. More specifically, the decoder output signal 12 equals a proportionality factor G3 times the value of the integrator output signal 16 at the time of the most recent transition of the PWM signal 10 from its second value to its first value.
The integrator input signal 18 is obtained by summing a first value equal to a proportionality factor G, times the input signal 10 and a second value equal to a proportionality factor G2 times the decoder output signal 12. In Figure 3, blocks 22, 24 and 26 are used to represent the proportionality factors G1, G2 and G3. While such proportionality factors may be implemented as separate amplifiers, blocks 22, 24 and 26 are more preferably incorporated in the circuits which implement integrator 14 and sample-and-hold 20. For examplesample-and-hold 20 may include an amplifier whose gain determines the proportionality factor G3. Thus, such an amplifier would be an element of both sample-and-hold 20 and block 26. Another example is the preferred embodiment of integrator 14 shown in Figure 4, which includes capacitor 28, amplifier 34, and resistors 38 and 36. Although the circuit operation will be described more fully below, it may be recognized at this point that the proportionality factors G1 and G2 are inversely proportional to the resistances of resistors 38 and 36, respectively. Thus, blocks 22 and 24 respectively comprise resistors 38 and 36, such resistors also being elements of integrator 14.
Analysis of the PWM decoder system shown in Figure 3 reveals that, after an initial settling time, the decoder output signal converges to a value Vo proportional to the duty cycle t/T of the PWM signal and independent of the proportionality factor or gain constant G3. More specifically, the value to which the decoder output signal settles is given by the following equation:
Vo = (-G1/G2) [VL + (VH-VL) (t/T)] (1)
If the "low" value VL of the PWM signal equals zero, then the preceding equation may be simplified as follows:
Vo = -VH (G1/G2) (t/T) (2)
The settling time required for the value Vo of the output signal to converge to the values given in Equations (1) and (2) above is determined by the product of the proportionality constants G2 and G3. The PWM decoder is said to be critically damped when the product of G2 and G3 equals minus one times the repetition frequency 1/T of the PWM signal. When critically damped, the settling time of the PWM decoder is zero; that is, the value Vo of the decoder output signal assumes the values given in Equations (1) and (2) above immediately after each period of the PWM signal, without any initial settling time.
If the product G2 G3 differs somewhat from the critical damping value -1/T, a settling time will be required for the output signal V of the PWM decoder to converge to the values given in Equations (1) and (2). The greater the difference between the product G2 G3 and the critical damping value, the longer the required settling time. If the product G2 G3 is less than or equal to -2/T or is greater than or equal to zero, the PWM decoder will be unstable and the decoder output Vo will never converge to a stable value.
In practice, it is very easy to insure that the PWM decoder will always be stable. Even if the repetition frequency of the PWM signal is irregular or unknown, stability may be assured by establishing the product G2 G3 so that its sign is negative and its magnitude is less than two times the highest possible repetition frequency of the PWM signal.
Figure 4 shows the preferred embodiment of a PWM decoder according to the present invention. In the preferred embodiment, integrator 14 comprises a capacitor 28 connected between inverting input 30 and output 32 of an operational amplifier 34. Because of the high gain of operational amplifier 34, the voltage at the amplifier inverting input 30 essentially equals zero Volts, and the voltage at the amplifier output 32 equals the voltage across the capacitor 28. Sampleand-hold circuit 20 samples the capacitor voltage at the beginning of each period of the PWM signal and produces decoder output voltage Vo at output terminal 12 equal to the most recently sampled value of the capacitor voltage. If the PWM decoder is being used to decode a PWM signal of a type shown in Figure 1, the sample-and-hold circuit 20 should be triggered by each "low" to "high" transition of the PWM signal 10. To decode PWM signals of the type shown in Figure 2, the sample-and-hold circuit should trigger on "high" to "low" transitions of the PWM signal.
Resistor 36 connects between amplifier inverting input 30 and decoder output 12, thereby supplying to capacitor 28 a current proportional to the decoder output voltage Vo. Similarly, resistor 38 connects to amplifier inverting input 30 to supply capacitor 28 a current proportional to the duty cycle of the PWM signal received at input terminal 10. However, resistor 38 is not connected directly to input terminal 10; instead, resistor 38 is switchably connected to a reference voltage source VR through analog switch 40. Switch 40 is controlled by the PWM signal received at input terminal 10 so as to be closed and opened, respectively, when the PWM signal has its "high" and "low" values . Switch 40 makes the decoder operation indepen dent of the amplitude of the incoming PWM signal by effectively replacing it with one having a fixed high value VR and a fixed low value of zero.
In operation, the decoder output voltage V converges after an initial settling period to the value given by the following equation wherein R1 and R2 denote the resistances of resistors 38 and 36, respectively:
Vo = -VR (R2/R1) (t/T) (3)
Equation (3) shows that the decoder output voltage Vo is directly proportional to the duty cycle t/T of the PWM signal and is independent of the capacitance of capacitor 28.
The values of resistor 36 and capacitor 28 determine the stability and settling time of the PWM decoder shown in Figure 4. The decoder will be critically damped and the settling time will be zero if the product of the resistance of resistor 36 and the capacitance of capacitor 28 equals the repetition period T of the PWM signal. The settling time of the decoder will increase as this resistance-capacitance product deviates from the critically damped value. However, the decoder will be stable so long as the resistance-capacitance product is less than two times the critically damped value, that is, less than twice the repetition period T. An advantage of the described PWM decoder is that, unlike prior art designs, it does not require initialization by periodically discharging the integrator capacitor. The present invention thereby avoids offset errors inherent in prior art designs because of dielectric absorption which prevents the integrator capacitor from being completely discharged. Another advantage of the described PWM decoder is that the value to which the decoder output voltage settles is independent of the capacitance of the integrator capacitor. As a result, the accuracy of the decoder will not be degraded by the use of an integrator capacitor subject to thermal drift and having only ordinary capacitance tolerances.
Another advantage of the present invention is that the decoder output is proportional to the true duty cycle t/T. In contrast, many prior art designs produce an output proportional only to the duration "t" of the "high" interval within each period of the PWM signal, independent of the repetition period T.

Claims

I Claim:
1. Apparatus for decoding a pulse width modulated (PWM) signal which alternates between first and second values comprising: an integrator circuit, responsive to the PWM signal and a decoder output signal, for producing an integrator output signal whose value equals the sum of a first value proportional to the time integral of the PWM signal and a second value proportional to the time integral of the decoder output signal; and a sample-and-hold circuit, responsive to the PWM signal and the integrator output signal, for producing the decoder output signal proportional to the value of the integrator output signal at the time of the most recent transition of the PWM signal from its second value to its first value.
2. Apparatus according to claim 1 wherein the integrator circuit comprises: a capacitor, the integrator output signal being the voltage across the capacitor; first charging means for supplying to the capacitor a current having first and second values when the PWM signal is at its first and second values, respectively; and second charging means for supplying to the capacitor a current proportional to the decoder output signal, the total current supplied to the capacitor being the algebraic sum of the respective currents supplied by the first and second charging means.
3. Apparatus according to claim 1 wherein the integrator circuit comprises: a capacitor, the integrator output signal being the voltage across the capacitor; first charging means for supplying to the capacitor a fixed current when the PWM signal is at one of its first and second values and zero current when the PWM signal is at the other of its first and second values; and second charging means for supplying to the capacitor a current proportional to the decoder output signal and having a polarity opposite that of the fixed current, the total current supplied to the capacitor being the algebraic sum of the respective currentssupplied by the first and second charging means.
4. Apparatus for decoding a pulse width modulated (PWM) signal which alternates between first and second values and has a fixed repetition period, the repetition period of the PWM signal being defined as the time interval between successive transitions of the PWM signal from its second value to its first value, comprising: a capacitor having two terminals between which appears a capacitor voltage; a sample-and-hold circuit for storing the value of the capacitor voltage at the time of the most recent transition of the PWM signal from its second value to its first value and for producing a decoder output signal proportional to the stored capacitor voltage value; first charging means for supplying to the capacitor a fixed current when the PWM signal is at one of its first and second values and zero current when the PWM signal is at the other of its first and second values; and second charging means for supplying to the capacitor a current having a polarity opposite that of the fixed current and having a value equal to the product of the capacitor voltage value stored by the sample-and-hold circuit and a proportionality constant, the proportionality constant being less than two times a critical damping value, the critical damping value being equal to the capacitance of the capacitor divided by the repetition period of the PWM signal.
5. Apparatus according to claim 4 wherein: the apparatus further comprises an amplifier having an inverting input and an output respectively connected to the two terminals of the capacitor; the first charging means comprises a first resistor having first and second terminals, the first terminal thereof being connected to the amplifier inverting input, and means for applying to the second terminal of the first resistor a fixed voltage when the PWM signal is at one of its first and second values and zero voltage when the PWM signal is at the other of its first and second values; and the second charging means comprises a second resistor having first and second terminals, the first terminal thereof being connected to the amplifier inverting input, and means for applying to the second terminal of the second resistor a voltage equal to said proportionality constant, multiplied by the capacitor voltage stored by the sampleand-hold circuit, multiplied by the resistance of the second resistor.
6. Apparatus according to claim 5 wherein: the resistance of the second resistor equals the reciprocal of the proportionality constant, and the voltage applied to the second terminal of the second resistor equals the capacitor voltage stored by the sample-and-hold circuit.
7. Apparatus according to claim 4, 5 or 6, wherein the second charging means comprises means for establishing the proportionality constant as substantially equal to the critical damping value.
EP19820900524 1980-12-29 1981-12-28 Pulse width modulation decoder Withdrawn EP0077332A1 (en)

Applications Claiming Priority (2)

Application Number Priority Date Filing Date Title
US22086980A 1980-12-29 1980-12-29
US220689 1980-12-29

Publications (1)

Publication Number Publication Date
EP0077332A1 true EP0077332A1 (en) 1983-04-27

Family

ID=22825347

Family Applications (1)

Application Number Title Priority Date Filing Date
EP19820900524 Withdrawn EP0077332A1 (en) 1980-12-29 1981-12-28 Pulse width modulation decoder

Country Status (2)

Country Link
EP (1) EP0077332A1 (en)
WO (1) WO1982002300A1 (en)

Families Citing this family (3)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
DE19643502B4 (en) * 1996-10-21 2007-05-16 Bosch Gmbh Robert Method for decoding a digital signal, bus system and peripheral device therefor
CN103091561B (en) * 2012-12-26 2015-02-11 常州同惠电子股份有限公司 Device obtaining direct current signals from alternative current and direct current superposition signals and method thereof
US10511296B2 (en) 2014-08-08 2019-12-17 Pr Electronics A/S System and method for modulation and demodulation

Family Cites Families (6)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
GB1159073A (en) * 1967-03-28 1969-07-23 Standard Telephones Cables Ltd P.C.M. Decoders.
US3571736A (en) * 1969-01-14 1971-03-23 Ibm Demodulator for pulse width modulated signals
US3624529A (en) * 1969-11-25 1971-11-30 Chandler Evans Inc Pulse width signal demodulator
US3886463A (en) * 1974-05-09 1975-05-27 Us Air Force Pulse width detector circuit
SU589689A1 (en) * 1976-03-17 1978-01-25 Ленинградский Ордена Ленина Электротехнический Институт Имени В.И.Ульянова (Ленина) Length-modulated signal demodulator
JPS6017167B2 (en) * 1978-05-23 1985-05-01 ソニー株式会社 Pulse width modulation signal amplification circuit

Non-Patent Citations (1)

* Cited by examiner, † Cited by third party
Title
See references of WO8202300A1 *

Also Published As

Publication number Publication date
WO1982002300A1 (en) 1982-07-08

Similar Documents

Publication Publication Date Title
US4408166A (en) Pulse width modulation decoder
EP0084353B1 (en) Delta-sigma modulator with switched capacitor implementation
US6750796B1 (en) Low noise correlated double sampling modulation system
US4481464A (en) Apparatus for measuring time variant device impedance
US4942401A (en) Analog to digital conversion with charge balanced voltage to frequency converter having polarity responsive offset
EP0077332A1 (en) Pulse width modulation decoder
EP0100103A1 (en) A pulse width modulation circuit and an analog product forming integration circuit using such modulation circuit
JP3009597B2 (en) Multi-bit ΔΣ digital / analog converter
US3995178A (en) Pulse-width and frequency modulator circuit
US4588984A (en) Clocked precision integrating analog-to-digital converter system
US6930495B1 (en) Digitizing ohmmeter system
KR890004226B1 (en) Devices for processing colour signals
US4987320A (en) Multiphase multiplier
US4924226A (en) Signal error compensation
SU1569876A1 (en) Device for magnetic recording of analog signals
US4426623A (en) Ripple free amplitude demodulator
US5168247A (en) Oscillator and voltage-to-frequency coverter employing the same
US4220925A (en) Encoding analog signals into digital signals using a triangular reference
US4862049A (en) Constant area pulse generating network
SU869013A1 (en) Pulse generator
SU1226353A1 (en) Modulation meter
US3781870A (en) Voltage to pulse width converter
SU1061243A1 (en) Amplifier with compensation of zero deviation voltage
SU1569741A1 (en) Digital phasemeter with optimal quanization
SU1072062A1 (en) Integrator with automatic compensation of zero level

Legal Events

Date Code Title Description
PUAI Public reference made under article 153(3) epc to a published international application that has entered the european phase

Free format text: ORIGINAL CODE: 0009012

AK Designated contracting states

Designated state(s): CH DE FR GB LI

STAA Information on the status of an ep patent application or granted ep patent

Free format text: STATUS: THE APPLICATION IS DEEMED TO BE WITHDRAWN

18D Application deemed to be withdrawn

Effective date: 19830418

RIN1 Information on inventor provided before grant (corrected)

Inventor name: MOELLER, ROY P.