DK1624380T3 - Vektorbehandlingsindretning, informationsbehandlingsindretning og fremgangsmåde ved vektorbehandling til reduktion af stöj ved samtidig omskiftning - Google Patents

Vektorbehandlingsindretning, informationsbehandlingsindretning og fremgangsmåde ved vektorbehandling til reduktion af stöj ved samtidig omskiftning

Info

Publication number
DK1624380T3
DK1624380T3 DK05015681T DK05015681T DK1624380T3 DK 1624380 T3 DK1624380 T3 DK 1624380T3 DK 05015681 T DK05015681 T DK 05015681T DK 05015681 T DK05015681 T DK 05015681T DK 1624380 T3 DK1624380 T3 DK 1624380T3
Authority
DK
Denmark
Prior art keywords
vector
processing device
vector processing
computing units
pipeline computing
Prior art date
Application number
DK05015681T
Other languages
English (en)
Inventor
Hidemasa Toda
Original Assignee
Nec Corp
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by Nec Corp filed Critical Nec Corp
Application granted granted Critical
Publication of DK1624380T3 publication Critical patent/DK1624380T3/da

Links

Classifications

    • G—PHYSICS
    • G06—COMPUTING; CALCULATING OR COUNTING
    • G06F—ELECTRIC DIGITAL DATA PROCESSING
    • G06F9/00—Arrangements for program control, e.g. control units
    • G06F9/06—Arrangements for program control, e.g. control units using stored programs, i.e. using an internal store of processing equipment to receive or retain programs
    • G06F9/30—Arrangements for executing machine instructions, e.g. instruction decode
    • G06F9/38—Concurrent instruction execution, e.g. pipeline or look ahead
    • G06F9/3867—Concurrent instruction execution, e.g. pipeline or look ahead using instruction pipelines
    • G—PHYSICS
    • G06—COMPUTING; CALCULATING OR COUNTING
    • G06F—ELECTRIC DIGITAL DATA PROCESSING
    • G06F9/00—Arrangements for program control, e.g. control units
    • G06F9/06—Arrangements for program control, e.g. control units using stored programs, i.e. using an internal store of processing equipment to receive or retain programs
    • G06F9/46—Multiprogramming arrangements
    • G—PHYSICS
    • G06—COMPUTING; CALCULATING OR COUNTING
    • G06F—ELECTRIC DIGITAL DATA PROCESSING
    • G06F15/00—Digital computers in general; Data processing equipment in general
    • G06F15/76—Architectures of general purpose stored program computers
    • G06F15/80—Architectures of general purpose stored program computers comprising an array of processing units with common control, e.g. single instruction multiple data processors
    • G06F15/8053—Vector processors
    • G06F15/8076—Details on data register access
    • G—PHYSICS
    • G06—COMPUTING; CALCULATING OR COUNTING
    • G06F—ELECTRIC DIGITAL DATA PROCESSING
    • G06F9/00—Arrangements for program control, e.g. control units
    • G06F9/06—Arrangements for program control, e.g. control units using stored programs, i.e. using an internal store of processing equipment to receive or retain programs
    • G06F9/30—Arrangements for executing machine instructions, e.g. instruction decode
    • G06F9/30003—Arrangements for executing specific machine instructions
    • G06F9/30007—Arrangements for executing specific machine instructions to perform operations on data operands
    • G06F9/30036—Instructions to perform operations on packed data, e.g. vector, tile or matrix operations
    • G—PHYSICS
    • G06—COMPUTING; CALCULATING OR COUNTING
    • G06F—ELECTRIC DIGITAL DATA PROCESSING
    • G06F9/00—Arrangements for program control, e.g. control units
    • G06F9/06—Arrangements for program control, e.g. control units using stored programs, i.e. using an internal store of processing equipment to receive or retain programs
    • G06F9/30—Arrangements for executing machine instructions, e.g. instruction decode
    • G06F9/38—Concurrent instruction execution, e.g. pipeline or look ahead
    • G06F9/3867—Concurrent instruction execution, e.g. pipeline or look ahead using instruction pipelines
    • G06F9/3869—Implementation aspects, e.g. pipeline latches; pipeline synchronisation and clocking

Landscapes

  • Engineering & Computer Science (AREA)
  • Theoretical Computer Science (AREA)
  • Software Systems (AREA)
  • Physics & Mathematics (AREA)
  • General Engineering & Computer Science (AREA)
  • General Physics & Mathematics (AREA)
  • Computer Hardware Design (AREA)
  • Mathematical Physics (AREA)
  • Computing Systems (AREA)
  • Complex Calculations (AREA)
  • Advance Control (AREA)
  • Noise Elimination (AREA)
  • Image Processing (AREA)
DK05015681T 2004-07-26 2005-07-19 Vektorbehandlingsindretning, informationsbehandlingsindretning og fremgangsmåde ved vektorbehandling til reduktion af stöj ved samtidig omskiftning DK1624380T3 (da)

Applications Claiming Priority (1)

Application Number Priority Date Filing Date Title
JP2004217283A JP4079923B2 (ja) 2004-07-26 2004-07-26 ベクトル処理装置、情報処理装置、および、ベクトル処理方法

Publications (1)

Publication Number Publication Date
DK1624380T3 true DK1624380T3 (da) 2007-11-26

Family

ID=35159845

Family Applications (1)

Application Number Title Priority Date Filing Date
DK05015681T DK1624380T3 (da) 2004-07-26 2005-07-19 Vektorbehandlingsindretning, informationsbehandlingsindretning og fremgangsmåde ved vektorbehandling til reduktion af stöj ved samtidig omskiftning

Country Status (9)

Country Link
US (1) US20060020768A1 (da)
EP (1) EP1624380B1 (da)
JP (1) JP4079923B2 (da)
KR (1) KR100703764B1 (da)
AT (1) ATE371217T1 (da)
AU (1) AU2005203127A1 (da)
CA (1) CA2512316A1 (da)
DE (1) DE602005002096T2 (da)
DK (1) DK1624380T3 (da)

Families Citing this family (3)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
KR100973083B1 (ko) * 2008-12-31 2010-07-29 전자부품연구원 어레이 기반의 움직임 벡터 추출기 및 그 방법
JP5804507B2 (ja) * 2011-09-26 2015-11-04 Ｎｅｃプラットフォームズ株式会社 演算処理装置及び演算器同時実行制御方法
GB2553783B (en) 2016-09-13 2020-11-04 Advanced Risc Mach Ltd Vector multiply-add instruction

Family Cites Families (14)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US4789925A (en) * 1985-07-31 1988-12-06 Unisys Corporation Vector data logical usage conflict detection
US5021945A (en) * 1985-10-31 1991-06-04 Mcc Development, Ltd. Parallel processor system for processing natural concurrencies and method therefor
JP2921190B2 (ja) * 1991-07-25 1999-07-19 日本電気株式会社 並列実行方式
US5274818A (en) * 1992-02-03 1993-12-28 Thinking Machines Corporation System and method for compiling a fine-grained array based source program onto a course-grained hardware
US6122767A (en) * 1993-06-03 2000-09-19 Texas Instruments Incorporated Method and apparatus for noise reduction of cyclic signal by selecting majority logic state of corresponding portions of plural cycles
JPH0744508A (ja) * 1993-08-03 1995-02-14 Hitachi Ltd プログラム分割方法
US6016395A (en) * 1996-10-18 2000-01-18 Samsung Electronics Co., Ltd. Programming a vector processor and parallel programming of an asymmetric dual multiprocessor comprised of a vector processor and a risc processor
US5987620A (en) * 1997-09-19 1999-11-16 Thang Tran Method and apparatus for a self-timed and self-enabled distributed clock
DE19743284C1 (de) * 1997-09-30 1999-03-11 Siemens Ag Schaltungsanordnung zur Reduzierung von Störungen infolge des Schaltes eines Ausgangstreibers
US6550059B1 (en) * 1999-10-04 2003-04-15 Advanced Micro Devices, Inc. Method for generating optimized vector instructions from high level programming languages
US6832214B1 (en) * 1999-12-07 2004-12-14 International Business Machines Corporation Method, system, and program for converting code to executable code using neural networks implemented in a software program
US6968546B2 (en) * 2001-03-30 2005-11-22 Intel Corporation Debugging support using dynamic re-compilation
US7278137B1 (en) * 2001-12-26 2007-10-02 Arc International Methods and apparatus for compiling instructions for a data processor
US6983387B2 (en) * 2002-10-17 2006-01-03 International Business Machines Corporation Microprocessor chip simultaneous switching current reduction method and apparatus

Also Published As

Publication number Publication date
EP1624380A3 (en) 2006-02-22
US20060020768A1 (en) 2006-01-26
DE602005002096D1 (de) 2007-10-04
EP1624380B1 (en) 2007-08-22
JP4079923B2 (ja) 2008-04-23
CA2512316A1 (en) 2006-01-26
JP2006039840A (ja) 2006-02-09
ATE371217T1 (de) 2007-09-15
DE602005002096T2 (de) 2008-07-24
EP1624380A2 (en) 2006-02-08
KR100703764B1 (ko) 2007-04-06
AU2005203127A1 (en) 2006-02-09
KR20060046730A (ko) 2006-05-17

Similar Documents

Publication Publication Date Title
WO2007078913A3 (en) Cross-architecture execution optimization
WO2009043918A3 (en) An asip architecture for decoding at least two decoding methods
GB2456775B (en) Apparatus and method for performing permutation operations on data
GB2483575A (en) Method and apparatus for performing a shift and exclusive or operation in a single instruction
TW200713032A (en) Methods and apparatus for dynamically switching processor mode
ATE387661T1 (de) Verfahren zur auswahl von plug-in-codemodulen in einer datenverarbeitungseinrichtung
SG125170A1 (en) Method and apparatus for determining an improved assist feature configuration in a mask layout
WO2007012794A3 (en) Algebraic single instruction multiple data processing
DE602005025677D1 (de) Programmierbare datenverarbeitungsschaltung, die simd-befehle unterstützt
DE502006008342D1 (de) Verfahren zum Test eines elektronischen Steuerungssystems
DE602007004587D1 (de) Verschleierung von Ausführungsspuren eines Computerprogrammcodes
TW200707280A (en) Apparatus and method for configurable processing
TW200801980A (en) Fast DCT algorithm for DSP with VLIW architecture
WO2007094047A1 (ja) 演算装置および演算方法
DK1624380T3 (da) Vektorbehandlingsindretning, informationsbehandlingsindretning og fremgangsmåde ved vektorbehandling til reduktion af stöj ved samtidig omskiftning
TW200703142A (en) Methods and apparatus for improving processing performance by controlling latch points
ATE550710T1 (de) System und verfahren zum disambiguieren von stricheingaben
ATE384993T1 (de) Verfahren und vorrichtung zur operandenverarbeitung in einer prozessoreinheit
WO2005103889A3 (en) Methods and apparatus for multi-processor pipeline parallelism
DE50305372D1 (de) Verfahren zum Betätigen einer Waage und Waage
TW200636565A (en) Integer-based calculation method
TW200741233A (en) Validation system validating a target system and method using the same
WO2005111792A3 (en) Lower power vltw
ATE477533T1 (de) Polymorphismus zur laufzeit
HK1068425A1 (en) Method and apparatus for the emulation of high precision floating point instructions