DE69900797T2 - Cache-Speicherkohärenzprotokoll mit unabhängiger Implementierung von optimierten Cache-Speicheroperationen - Google Patents
Cache-Speicherkohärenzprotokoll mit unabhängiger Implementierung von optimierten Cache-SpeicheroperationenInfo
- Publication number
- DE69900797T2 DE69900797T2 DE69900797T DE69900797T DE69900797T2 DE 69900797 T2 DE69900797 T2 DE 69900797T2 DE 69900797 T DE69900797 T DE 69900797T DE 69900797 T DE69900797 T DE 69900797T DE 69900797 T2 DE69900797 T2 DE 69900797T2
- Authority
- DE
- Germany
- Prior art keywords
- cache
- optimized
- coherency protocol
- operations
- independent implementation
- Prior art date
- Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
- Expired - Fee Related
Links
Classifications
-
- G—PHYSICS
- G06—COMPUTING; CALCULATING OR COUNTING
- G06F—ELECTRIC DIGITAL DATA PROCESSING
- G06F12/00—Accessing, addressing or allocating within memory systems or architectures
- G06F12/02—Addressing or allocation; Relocation
- G06F12/08—Addressing or allocation; Relocation in hierarchically structured memory systems, e.g. virtual memory systems
-
- G—PHYSICS
- G06—COMPUTING; CALCULATING OR COUNTING
- G06F—ELECTRIC DIGITAL DATA PROCESSING
- G06F12/00—Accessing, addressing or allocating within memory systems or architectures
- G06F12/02—Addressing or allocation; Relocation
- G06F12/08—Addressing or allocation; Relocation in hierarchically structured memory systems, e.g. virtual memory systems
- G06F12/0802—Addressing of a memory level in which the access to the desired data or data block requires associative addressing means, e.g. caches
- G06F12/0806—Multiuser, multiprocessor or multiprocessing cache systems
- G06F12/0815—Cache consistency protocols
Landscapes
- Engineering & Computer Science (AREA)
- Theoretical Computer Science (AREA)
- Physics & Mathematics (AREA)
- General Engineering & Computer Science (AREA)
- General Physics & Mathematics (AREA)
- Memory System Of A Hierarchy Structure (AREA)
Applications Claiming Priority (1)
Application Number | Priority Date | Filing Date | Title |
---|---|---|---|
US09/024,306 US6141733A (en) | 1998-02-17 | 1998-02-17 | Cache coherency protocol with independent implementation of optimized cache operations |
Publications (2)
Publication Number | Publication Date |
---|---|
DE69900797D1 DE69900797D1 (de) | 2002-03-14 |
DE69900797T2 true DE69900797T2 (de) | 2002-09-19 |
Family
ID=21819913
Family Applications (1)
Application Number | Title | Priority Date | Filing Date |
---|---|---|---|
DE69900797T Expired - Fee Related DE69900797T2 (de) | 1998-02-17 | 1999-02-15 | Cache-Speicherkohärenzprotokoll mit unabhängiger Implementierung von optimierten Cache-Speicheroperationen |
Country Status (7)
Country | Link |
---|---|
US (1) | US6141733A (de) |
EP (1) | EP0936555B1 (de) |
JP (1) | JPH11272557A (de) |
KR (1) | KR100330935B1 (de) |
CN (1) | CN1143227C (de) |
DE (1) | DE69900797T2 (de) |
TW (1) | TW400478B (de) |
Families Citing this family (43)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
US6446237B1 (en) * | 1998-08-04 | 2002-09-03 | International Business Machines Corporation | Updating and reading data and parity blocks in a shared disk system |
US6269428B1 (en) * | 1999-02-26 | 2001-07-31 | International Business Machines Corporation | Method and system for avoiding livelocks due to colliding invalidating transactions within a non-uniform memory access system |
US6446166B1 (en) | 1999-06-25 | 2002-09-03 | International Business Machines Corporation | Method for upper level cache victim selection management by a lower level cache |
US6463507B1 (en) | 1999-06-25 | 2002-10-08 | International Business Machines Corporation | Layered local cache with lower level cache updating upper and lower level cache directories |
US6434667B1 (en) | 1999-06-25 | 2002-08-13 | International Business Machines Corporation | Layered local cache with imprecise reload mechanism |
US6397300B1 (en) * | 1999-06-25 | 2002-05-28 | International Business Machines Corporation | High performance store instruction management via imprecise local cache update mechanism |
US6405285B1 (en) | 1999-06-25 | 2002-06-11 | International Business Machines Corporation | Layered local cache mechanism with split register load bus and cache load bus |
US6418513B1 (en) | 1999-06-25 | 2002-07-09 | International Business Machines Corporation | Queue-less and state-less layered local data cache mechanism |
US6385694B1 (en) | 1999-06-25 | 2002-05-07 | International Business Machines Corporation | High performance load instruction management via system bus with explicit register load and/or cache reload protocols |
US6438651B1 (en) * | 1999-11-01 | 2002-08-20 | International Business Machines Corporation | Method, system, and program for managing requests to a cache using flags to queue and dequeue data in a buffer |
US6374333B1 (en) * | 1999-11-09 | 2002-04-16 | International Business Machines Corporation | Cache coherency protocol in which a load instruction hint bit is employed to indicate deallocation of a modified cache line supplied by intervention |
US6349369B1 (en) * | 1999-11-09 | 2002-02-19 | International Business Machines Corporation | Protocol for transferring modified-unsolicited state during data intervention |
US6345343B1 (en) * | 1999-11-09 | 2002-02-05 | International Business Machines Corporation | Multiprocessor system bus protocol with command and snoop responses for modified-unsolicited cache state |
US6345342B1 (en) * | 1999-11-09 | 2002-02-05 | International Business Machines Corporation | Cache coherency protocol employing a read operation including a programmable flag to indicate deallocation of an intervened cache line |
US6405289B1 (en) * | 1999-11-09 | 2002-06-11 | International Business Machines Corporation | Multiprocessor system in which a cache serving as a highest point of coherency is indicated by a snoop response |
US6321306B1 (en) * | 1999-11-09 | 2001-11-20 | International Business Machines Corporation | High performance multiprocessor system with modified-unsolicited cache state |
US6345344B1 (en) * | 1999-11-09 | 2002-02-05 | International Business Machines Corporation | Cache allocation mechanism for modified-unsolicited cache state that modifies victimization priority bits |
US6826619B1 (en) | 2000-08-21 | 2004-11-30 | Intel Corporation | Method and apparatus for preventing starvation in a multi-node architecture |
US6901450B1 (en) | 2000-09-22 | 2005-05-31 | Hitachi, Ltd. | Multiprocessor machine and cache control method for providing higher priority to shared cache that is accessed by multiprocessors |
US6487643B1 (en) | 2000-09-29 | 2002-11-26 | Intel Corporation | Method and apparatus for preventing starvation in a multi-node architecture |
US6772298B2 (en) | 2000-12-20 | 2004-08-03 | Intel Corporation | Method and apparatus for invalidating a cache line without data return in a multi-node architecture |
US7234029B2 (en) * | 2000-12-28 | 2007-06-19 | Intel Corporation | Method and apparatus for reducing memory latency in a cache coherent multi-node architecture |
US6791412B2 (en) | 2000-12-28 | 2004-09-14 | Intel Corporation | Differential amplifier output stage |
US7500036B2 (en) * | 2000-12-28 | 2009-03-03 | International Business Machines Corporation | Quad aware locking primitive |
US6721918B2 (en) | 2000-12-29 | 2004-04-13 | Intel Corporation | Method and apparatus for encoding a bus to minimize simultaneous switching outputs effect |
US7206879B2 (en) * | 2001-11-20 | 2007-04-17 | Broadcom Corporation | Systems using mix of packet, coherent, and noncoherent traffic to optimize transmission between systems |
US7394823B2 (en) | 2001-11-20 | 2008-07-01 | Broadcom Corporation | System having configurable interfaces for flexible system configurations |
US6748479B2 (en) | 2001-11-20 | 2004-06-08 | Broadcom Corporation | System having interfaces and switch that separates coherent and packet traffic |
US6807586B2 (en) * | 2002-01-09 | 2004-10-19 | International Business Machines Corporation | Increased computer peripheral throughput by using data available withholding |
KR100469360B1 (ko) * | 2002-02-22 | 2005-02-02 | 엘지.필립스 엘시디 주식회사 | 액정표시소자의 제조 장비용 진공 합착 장치 및 구동 방법 |
US7003631B2 (en) | 2002-05-15 | 2006-02-21 | Broadcom Corporation | System having address-based intranode coherency and data-based internode coherency |
US7266587B2 (en) | 2002-05-15 | 2007-09-04 | Broadcom Corporation | System having interfaces, switch, and memory bridge for CC-NUMA operation |
US6965973B2 (en) | 2002-05-15 | 2005-11-15 | Broadcom Corporation | Remote line directory which covers subset of shareable CC-NUMA memory space |
US6993631B2 (en) | 2002-05-15 | 2006-01-31 | Broadcom Corporation | L2 cache maintaining local ownership of remote coherency blocks |
US7469321B2 (en) * | 2003-06-25 | 2008-12-23 | International Business Machines Corporation | Software process migration between coherency regions without cache purges |
CN1311367C (zh) * | 2003-10-23 | 2007-04-18 | 英特尔公司 | 用于提高存取数据请求的处理速度的方法、装置和系统 |
US7584331B2 (en) * | 2005-06-06 | 2009-09-01 | International Business Machines Corporation | Data processing system and method for selectively updating an invalid coherency state in response to snooping a castout |
US20070094450A1 (en) * | 2005-10-26 | 2007-04-26 | International Business Machines Corporation | Multi-level cache architecture having a selective victim cache |
JP4335298B2 (ja) | 2006-02-24 | 2009-09-30 | 富士通株式会社 | スヌープ制御方法および情報処理装置 |
US7451277B2 (en) * | 2006-03-23 | 2008-11-11 | International Business Machines Corporation | Data processing system, cache system and method for updating an invalid coherency state in response to snooping an operation |
US9311085B2 (en) * | 2007-12-30 | 2016-04-12 | Intel Corporation | Compiler assisted low power and high performance load handling based on load types |
KR101754890B1 (ko) * | 2012-10-22 | 2017-07-06 | 인텔 코포레이션 | 고성능 인터커넥트 물리 계층 |
US9921962B2 (en) * | 2015-09-24 | 2018-03-20 | Qualcomm Incorporated | Maintaining cache coherency using conditional intervention among multiple master devices |
Family Cites Families (6)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
JPH06110844A (ja) * | 1992-08-11 | 1994-04-22 | Toshiba Corp | 分散共有メモリ型マルチプロセッサシステム |
US5832534A (en) * | 1994-01-04 | 1998-11-03 | Intel Corporation | Method and apparatus for maintaining cache coherency using a single controller for multiple cache memories |
US5671391A (en) * | 1994-01-10 | 1997-09-23 | Ncr Corporation | Coherent copyback protocol for multi-level cache memory systems |
US5749095A (en) * | 1996-07-01 | 1998-05-05 | Sun Microsystems, Inc. | Multiprocessing system configured to perform efficient write operations |
US5832276A (en) * | 1996-10-07 | 1998-11-03 | International Business Machines Corporation | Resolving processor and system bus address collision in a high-level cache |
US5946709A (en) * | 1997-04-14 | 1999-08-31 | International Business Machines Corporation | Shared intervention protocol for SMP bus using caches, snooping, tags and prioritizing |
-
1998
- 1998-02-17 US US09/024,306 patent/US6141733A/en not_active Expired - Fee Related
- 1998-07-13 TW TW087111334A patent/TW400478B/zh not_active IP Right Cessation
-
1999
- 1999-01-15 CN CNB991011007A patent/CN1143227C/zh not_active Expired - Fee Related
- 1999-02-03 JP JP11026643A patent/JPH11272557A/ja active Pending
- 1999-02-11 KR KR1019990004882A patent/KR100330935B1/ko not_active IP Right Cessation
- 1999-02-15 EP EP99301057A patent/EP0936555B1/de not_active Expired - Lifetime
- 1999-02-15 DE DE69900797T patent/DE69900797T2/de not_active Expired - Fee Related
Also Published As
Publication number | Publication date |
---|---|
US6141733A (en) | 2000-10-31 |
JPH11272557A (ja) | 1999-10-08 |
EP0936555A2 (de) | 1999-08-18 |
EP0936555B1 (de) | 2002-01-23 |
KR19990072598A (ko) | 1999-09-27 |
EP0936555A3 (de) | 1999-09-22 |
KR100330935B1 (ko) | 2002-04-01 |
TW400478B (en) | 2000-08-01 |
DE69900797D1 (de) | 2002-03-14 |
CN1143227C (zh) | 2004-03-24 |
CN1226705A (zh) | 1999-08-25 |
Similar Documents
Publication | Publication Date | Title |
---|---|---|
DE69900797T2 (de) | Cache-Speicherkohärenzprotokoll mit unabhängiger Implementierung von optimierten Cache-Speicheroperationen | |
DE69934623D1 (de) | Cachespeicherkohärenzmechanismus | |
EE200000045A (et) | Interneti vahemälusüsteem | |
DE69928195D1 (de) | Komplettierung von Untrerdruck-Bohrlöchern | |
DE69915462D1 (de) | Sehr leistungsstarker objektcache | |
MX9906602A (es) | Derivados de benzoilo sustituidos con 3-heterociclilo | |
BR9607530A (pt) | Cache de configuração rápida | |
NO20003081D0 (no) | Glykagonlignende peptid-1-krystaller | |
DE59906512D1 (de) | Nachvernetzung von hydrogelen mit 2-oxazolidinonen | |
DE69832962D1 (de) | Fadenlokales synchronisieren von cachen | |
DE69910860D1 (de) | Cache-Speicherkohärenzprotokoll mit Schwebe- (H) und vorigen (R) Zuständen | |
DE69812223D1 (de) | Blockierungsfreier Pipeline-Cachespeicher | |
DE69903000D1 (de) | Vorschaltgerät | |
DE59901964D1 (de) | Wendestangenanordnung | |
DE69737116D1 (de) | Mehrstufiger Cachespeicher | |
DE69806558T2 (de) | Stabilisierung von 3-Isothiazolonlösungen | |
DE69908202D1 (de) | Cache-Speicherkohärenzprotokoll mit einem Schwebezustand | |
ID28032A (id) | TRISIKLIK PIPERIDIN-Δ3-SEBAGAI ANTAGONIS-α2 | |
DE59903987D1 (de) | Achsschenkel | |
ID22326A (id) | Struktur montasi sarung garpu | |
DE69911156D1 (de) | Glasscheibe | |
DE59913043D1 (de) | Mikroskop mit auflichteinkopplung | |
DE69634464D1 (de) | Cachespeicher | |
DE29706140U1 (de) | Schwenkarmleuchte | |
DE29713432U1 (de) | Stangenverschluß mit symmetrischem Verschlußhalter |
Legal Events
Date | Code | Title | Description |
---|---|---|---|
8364 | No opposition during term of opposition | ||
8339 | Ceased/non-payment of the annual fee |