DE69802977D1 - Steuervorrichtung einer Auslösesignalreihenfolge - Google Patents

Steuervorrichtung einer Auslösesignalreihenfolge

Info

Publication number
DE69802977D1
DE69802977D1 DE69802977T DE69802977T DE69802977D1 DE 69802977 D1 DE69802977 D1 DE 69802977D1 DE 69802977 T DE69802977 T DE 69802977T DE 69802977 T DE69802977 T DE 69802977T DE 69802977 D1 DE69802977 D1 DE 69802977D1
Authority
DE
Germany
Prior art keywords
trigger
functional circuitry
control device
diagnostic
signal sequence
Prior art date
Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
Expired - Lifetime
Application number
DE69802977T
Other languages
English (en)
Other versions
DE69802977T2 (de
Inventor
Robert Warren
Current Assignee (The listed assignees may be inaccurate. Google has not performed a legal analysis and makes no representation or warranty as to the accuracy of the list.)
STMicroelectronics Ltd Great Britain
Original Assignee
STMicroelectronics Ltd Great Britain
SGS Thomson Microelectronics Ltd
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by STMicroelectronics Ltd Great Britain, SGS Thomson Microelectronics Ltd filed Critical STMicroelectronics Ltd Great Britain
Publication of DE69802977D1 publication Critical patent/DE69802977D1/de
Application granted granted Critical
Publication of DE69802977T2 publication Critical patent/DE69802977T2/de
Anticipated expiration legal-status Critical
Expired - Lifetime legal-status Critical Current

Links

Classifications

    • G—PHYSICS
    • G06—COMPUTING; CALCULATING OR COUNTING
    • G06F—ELECTRIC DIGITAL DATA PROCESSING
    • G06F11/00—Error detection; Error correction; Monitoring
    • G06F11/30—Monitoring
    • G06F11/34—Recording or statistical evaluation of computer activity, e.g. of down time, of input/output operation ; Recording or statistical evaluation of user activity, e.g. usability assessment
    • G06F11/3466—Performance evaluation by tracing or monitoring
    • G—PHYSICS
    • G06—COMPUTING; CALCULATING OR COUNTING
    • G06F—ELECTRIC DIGITAL DATA PROCESSING
    • G06F11/00—Error detection; Error correction; Monitoring
    • G06F11/30—Monitoring
    • G06F11/34—Recording or statistical evaluation of computer activity, e.g. of down time, of input/output operation ; Recording or statistical evaluation of user activity, e.g. usability assessment
    • G06F11/3466—Performance evaluation by tracing or monitoring
    • G06F11/348—Circuit details, i.e. tracer hardware

Landscapes

  • Engineering & Computer Science (AREA)
  • General Engineering & Computer Science (AREA)
  • Theoretical Computer Science (AREA)
  • Computer Hardware Design (AREA)
  • Quality & Reliability (AREA)
  • Physics & Mathematics (AREA)
  • General Physics & Mathematics (AREA)
  • Test And Diagnosis Of Digital Computers (AREA)
  • Tests Of Electronic Circuits (AREA)
  • Debugging And Monitoring (AREA)
  • Semiconductor Integrated Circuits (AREA)
  • Testing Or Measuring Of Semiconductors Or The Like (AREA)
DE69802977T 1997-02-27 1998-01-06 Steuervorrichtung einer Auslösesignalreihenfolge Expired - Lifetime DE69802977T2 (de)

Applications Claiming Priority (1)

Application Number Priority Date Filing Date Title
GBGB9704068.7A GB9704068D0 (en) 1997-02-27 1997-02-27 Trigger sequencing controller

Publications (2)

Publication Number Publication Date
DE69802977D1 true DE69802977D1 (de) 2002-01-31
DE69802977T2 DE69802977T2 (de) 2002-08-29

Family

ID=10808401

Family Applications (1)

Application Number Title Priority Date Filing Date
DE69802977T Expired - Lifetime DE69802977T2 (de) 1997-02-27 1998-01-06 Steuervorrichtung einer Auslösesignalreihenfolge

Country Status (5)

Country Link
US (1) US6178525B1 (de)
EP (1) EP0862115B1 (de)
JP (1) JP4426655B2 (de)
DE (1) DE69802977T2 (de)
GB (1) GB9704068D0 (de)

Families Citing this family (21)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US6542000B1 (en) * 1999-07-30 2003-04-01 Iowa State University Research Foundation, Inc. Nonvolatile programmable logic devices
US6567932B2 (en) * 1999-10-01 2003-05-20 Stmicroelectronics Limited System and method for communicating with an integrated circuit
US6484275B1 (en) * 1999-11-26 2002-11-19 Hewlett-Packard Company System and method for interfacing data with a test access port of a processor
GB2383437B (en) * 2001-12-20 2004-02-04 Sun Microsystems Inc System trace unit
US7107585B2 (en) * 2002-07-29 2006-09-12 Arm Limited Compilation of application code in a data processing apparatus
KR100498473B1 (ko) * 2003-01-06 2005-07-01 삼성전자주식회사 제어신호 발생회로 및 상기 제어신호 발생회로를 구비하는데이터 전송회로
US7278073B2 (en) * 2003-04-17 2007-10-02 Arm Limited Diagnostic data capture within an integrated circuit
US7937557B2 (en) 2004-03-16 2011-05-03 Vns Portfolio Llc System and method for intercommunication between computers in an array
US20060236148A1 (en) * 2005-01-21 2006-10-19 Glenn Wood One hot counter proxy
US7788748B2 (en) * 2005-04-06 2010-09-07 Piedmont Global Solutions, Inc. Hospital beds with a rotating sleep surface that can translate into a chair configuration
US7904695B2 (en) * 2006-02-16 2011-03-08 Vns Portfolio Llc Asynchronous power saving computer
US7904615B2 (en) * 2006-02-16 2011-03-08 Vns Portfolio Llc Asynchronous computer communication
US7966481B2 (en) 2006-02-16 2011-06-21 Vns Portfolio Llc Computer system and method for executing port communications without interrupting the receiving computer
US7617383B2 (en) * 2006-02-16 2009-11-10 Vns Portfolio Llc Circular register arrays of a computer
TW200809530A (en) * 2006-02-16 2008-02-16 Technology Properties Ltd Asynchronous power saving computer
US7555637B2 (en) * 2007-04-27 2009-06-30 Vns Portfolio Llc Multi-port read/write operations based on register bits set for indicating select ports and transfer directions
GB2456813B (en) * 2008-01-24 2012-03-07 Advanced Risc Mach Ltd Diagnostic context construction and comparison
US20100023730A1 (en) * 2008-07-24 2010-01-28 Vns Portfolio Llc Circular Register Arrays of a Computer
US8791713B2 (en) * 2010-06-17 2014-07-29 Advanced Micro Devices, Inc. Method and apparatus for bypassing silicon bugs
US8984347B2 (en) * 2012-10-17 2015-03-17 Scaleo Chip Real-time trigger sequence checker
US20160371166A1 (en) * 2015-06-19 2016-12-22 International Business Machines Corporation Stream-based breakpoint for too many tuple creations

Family Cites Families (10)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
JPS57199054A (en) * 1981-06-02 1982-12-06 Fujitsu Ltd Program tracer with sequential function
JPS63155336A (ja) * 1986-12-19 1988-06-28 Hitachi Ltd デ−タ処理装置
JPH02103643A (ja) * 1988-10-13 1990-04-16 Nec Corp デバッグ用割込発生回路
US5491793A (en) * 1992-07-31 1996-02-13 Fujitsu Limited Debug support in a processor chip
US5664159A (en) * 1994-03-08 1997-09-02 Exponential Technology, Inc. Method for emulating multiple debug breakpoints by page partitioning using a single breakpoint register
GB2288666B (en) * 1994-04-12 1997-06-25 Advanced Risc Mach Ltd Integrated circuit control
US5812830A (en) * 1996-11-14 1998-09-22 Hewlett-Packard Company Debug system with raw mode trigger capability
US5771240A (en) * 1996-11-14 1998-06-23 Hewlett-Packard Company Test systems for obtaining a sample-on-the-fly event trace for an integrated circuit with an integrated debug trigger apparatus and an external pulse pin
US5951696A (en) * 1996-11-14 1999-09-14 Hewlett-Packard Company Debug system with hardware breakpoint trap
US5751735A (en) * 1996-11-14 1998-05-12 Hewlett-Packard Company Integrated debug trigger method and apparatus for an integrated circuit

Also Published As

Publication number Publication date
JP4426655B2 (ja) 2010-03-03
US6178525B1 (en) 2001-01-23
JPH10293701A (ja) 1998-11-04
EP0862115B1 (de) 2001-12-19
EP0862115A1 (de) 1998-09-02
DE69802977T2 (de) 2002-08-29
GB9704068D0 (en) 1997-04-16

Similar Documents

Publication Publication Date Title
DE69802977D1 (de) Steuervorrichtung einer Auslösesignalreihenfolge
FR2651890B1 (fr) Dispositif de detection et de discrimination de defauts de fonctionnement d'un circuit d'alimentation electrique.
EP0340137A3 (de) Verfahren und Gerät zur Prüfung von Tri-State-Treibern
GB9810416D0 (en) Apparatus and method for selectively controlling clocking and resetting of a network interface
EP0492609A3 (en) Semiconductor device with voltage stress testing pads
DE60021129D1 (de) Verfahren und Vorrichtung zur Prüfung einer elektronischen Vorrichtung
DE59103707D1 (de) Verfahren zur Fehlererkennung und -lokalisierung von redundanten Signalgebern einer Automatisierungsanlage.
EP1349278A3 (de) Einschalt-Rücksetzschaltung
DE69314731D1 (de) Unter verschiedenen Betriebsarten funktionierende halbleiterintegrierte Schaltung
GB9522694D0 (en) An equipment for testing electronic circuitry
NO930204L (no) Alarmdeteksjonskobling for et alarmsignal
KR850000854B1 (ko) 방문객 경보 및 확인장치
SU1478248A1 (ru) Устройство дл индикации
DE58906449D1 (de) Einrichtung zur Überwachung von elektronischen Schaltungen oder von Bauelementen.
NO933022D0 (no) Fremgangsmaate til testing av en programstyrt elektrisk innretning
ATE182045T1 (de) Schaltungsanordnung zur aktivierung von geräten über eine übertragungsleitung
JPS57111714A (en) Integrated circuit
DK338089D0 (da) Graensefladekredsloeb
ATE285091T1 (de) Vorrichtung zum rücksetzen von an einen bus angeschlossenen integrierten schaltungen
DE3679567D1 (de) Ueberwachungsschaltung fuer digitalsignale.
TH27415A (th) เครื่องสัญญาณของยานพาหนะ
JPS6476303A (en) Stopping circuit for heater energization of temperature controller
KR970047714A (ko) 냉장고의 지그모드 판별회로
WO1989001661A3 (fr) Procede et dispositif pour identifier un circuit defaillant dans un ordinateur personnel
JPS6444561A (en) Bus diagnosis circuit

Legal Events

Date Code Title Description
8364 No opposition during term of opposition