DE69733384D1 - Prozessoruntersystem für den Gebrauch mit einer universellen Rechnerarchitektur - Google Patents

Prozessoruntersystem für den Gebrauch mit einer universellen Rechnerarchitektur

Info

Publication number
DE69733384D1
DE69733384D1 DE69733384T DE69733384T DE69733384D1 DE 69733384 D1 DE69733384 D1 DE 69733384D1 DE 69733384 T DE69733384 T DE 69733384T DE 69733384 T DE69733384 T DE 69733384T DE 69733384 D1 DE69733384 D1 DE 69733384D1
Authority
DE
Germany
Prior art keywords
computer architecture
processor subsystem
universal computer
universal
subsystem
Prior art date
Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
Expired - Fee Related
Application number
DE69733384T
Other languages
English (en)
Other versions
DE69733384T2 (de
Inventor
Matthew A Fisch
Michael W Rhodehamel
Jacobson, Jr
Current Assignee (The listed assignees may be inaccurate. Google has not performed a legal analysis and makes no representation or warranty as to the accuracy of the list.)
Intel Corp
Original Assignee
Intel Corp
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by Intel Corp filed Critical Intel Corp
Application granted granted Critical
Publication of DE69733384D1 publication Critical patent/DE69733384D1/de
Publication of DE69733384T2 publication Critical patent/DE69733384T2/de
Anticipated expiration legal-status Critical
Expired - Fee Related legal-status Critical Current

Links

Classifications

    • G—PHYSICS
    • G06—COMPUTING; CALCULATING OR COUNTING
    • G06F—ELECTRIC DIGITAL DATA PROCESSING
    • G06F13/00—Interconnection of, or transfer of information or other signals between, memories, input/output devices or central processing units
    • G06F13/38—Information transfer, e.g. on bus
    • G06F13/42—Bus transfer protocol, e.g. handshake; Synchronisation
    • G—PHYSICS
    • G06—COMPUTING; CALCULATING OR COUNTING
    • G06F—ELECTRIC DIGITAL DATA PROCESSING
    • G06F13/00—Interconnection of, or transfer of information or other signals between, memories, input/output devices or central processing units
    • G06F13/38—Information transfer, e.g. on bus
    • G06F13/40—Bus structure
    • G06F13/4004—Coupling between buses
    • G06F13/4027—Coupling between buses using bus bridges

Landscapes

  • Engineering & Computer Science (AREA)
  • Theoretical Computer Science (AREA)
  • General Engineering & Computer Science (AREA)
  • Physics & Mathematics (AREA)
  • General Physics & Mathematics (AREA)
  • Computer Hardware Design (AREA)
  • Bus Control (AREA)
  • Memory System Of A Hierarchy Structure (AREA)
  • Communication Control (AREA)
  • Computer And Data Communications (AREA)
DE69733384T 1996-07-03 1997-06-27 Prozessoruntersystem für den Gebrauch mit einer universellen Rechnerarchitektur Expired - Fee Related DE69733384T2 (de)

Applications Claiming Priority (2)

Application Number Priority Date Filing Date Title
US08/675,854 US5764934A (en) 1996-07-03 1996-07-03 Processor subsystem for use with a universal computer architecture
US675854 1996-07-03

Publications (2)

Publication Number Publication Date
DE69733384D1 true DE69733384D1 (de) 2005-07-07
DE69733384T2 DE69733384T2 (de) 2006-04-27

Family

ID=24712229

Family Applications (1)

Application Number Title Priority Date Filing Date
DE69733384T Expired - Fee Related DE69733384T2 (de) 1996-07-03 1997-06-27 Prozessoruntersystem für den Gebrauch mit einer universellen Rechnerarchitektur

Country Status (9)

Country Link
US (1) US5764934A (de)
EP (1) EP0817089B1 (de)
JP (1) JPH113313A (de)
KR (1) KR980010805A (de)
CN (1) CN1176434A (de)
BR (1) BR9703861A (de)
CZ (1) CZ211097A3 (de)
DE (1) DE69733384T2 (de)
MY (1) MY114584A (de)

Families Citing this family (34)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US5822549A (en) * 1996-07-15 1998-10-13 Micron Electronics, Inc. Computer system and bus controller for controlling access to a computer bus
US5905876A (en) * 1996-12-16 1999-05-18 Intel Corporation Queue ordering for memory and I/O transactions in a multiple concurrent transaction computer system
US6430654B1 (en) * 1998-01-21 2002-08-06 Sun Microsystems, Inc. Apparatus and method for distributed non-blocking multi-level cache
US6308255B1 (en) * 1998-05-26 2001-10-23 Advanced Micro Devices, Inc. Symmetrical multiprocessing bus and chipset used for coprocessor support allowing non-native code to run in a system
US6480952B2 (en) 1998-05-26 2002-11-12 Advanced Micro Devices, Inc. Emulation coprocessor
US6053346A (en) 1998-06-08 2000-04-25 3M Innovative Properties Company Reusable one-piece storage and shipping container
US6473837B1 (en) 1999-05-18 2002-10-29 Advanced Micro Devices, Inc. Snoop resynchronization mechanism to preserve read ordering
US6266744B1 (en) 1999-05-18 2001-07-24 Advanced Micro Devices, Inc. Store to load forwarding using a dependency link file
US6473832B1 (en) 1999-05-18 2002-10-29 Advanced Micro Devices, Inc. Load/store unit having pre-cache and post-cache queues for low latency load memory operations
US6427193B1 (en) * 1999-05-18 2002-07-30 Advanced Micro Devices, Inc. Deadlock avoidance using exponential backoff
US6609169B1 (en) 1999-06-14 2003-08-19 Jay Powell Solid-state audio-video playback system
US7231411B1 (en) 1999-09-15 2007-06-12 Koninklijke Philips Electronics N.V. Removable card system with downloadable agent for communicating with a digital television receiver or other host device
US6658502B1 (en) * 2000-06-13 2003-12-02 Koninklijke Philips Electronics N.V. Multi-channel and multi-modal direct memory access controller for optimizing performance of host bus
JP2002091724A (ja) * 2000-09-11 2002-03-29 Canon Inc 情報処理装置及びシステム及びその情報処理方法とデバイスドライバ
JP2002086853A (ja) 2000-09-11 2002-03-26 Canon Inc 情報処理装置及びシステム及びその制御方法と周辺装置とプリンタドライバ
JP2002091745A (ja) * 2000-09-11 2002-03-29 Canon Inc 印刷制御装置及びシステム及びその制御方法と印刷装置とプリンタドライバ
JP2002091725A (ja) * 2000-09-11 2002-03-29 Canon Inc 情報処理装置及びシステム及びその制御方法と周辺装置とプリンタドライバ
US7162620B2 (en) * 2002-03-13 2007-01-09 Sony Computer Entertainment Inc. Methods and apparatus for multi-processing execution of computer instructions
KR100703357B1 (ko) * 2003-08-16 2007-04-03 삼성전자주식회사 보조제어부를 구비하는 휴대용 단말기의 캐시메모리구현장치 및 방법
US20050210229A1 (en) * 2004-03-22 2005-09-22 Prashant Sethi Method and system for configuration of processor integrated devices in multi-processor systems
US7469312B2 (en) * 2005-02-24 2008-12-23 International Business Machines Corporation Computer system bus bridge
US20060190655A1 (en) * 2005-02-24 2006-08-24 International Business Machines Corporation Apparatus and method for transaction tag mapping between bus domains
US7710741B1 (en) * 2005-05-03 2010-05-04 Nvidia Corporation Reconfigurable graphics processing system
CN113760817B (zh) * 2017-03-28 2024-05-24 上海山里智能科技有限公司 一种综合计算系统
US10852784B2 (en) 2018-04-11 2020-12-01 Dell Products, Lp Relative height adjustable connector system for motherboard to graphics board transition in information handling systems
US10254793B1 (en) 2018-04-11 2019-04-09 Dell Products, Lp Adaptable graphics board form factor with adjacent orientation to a motherboard for use with plural external I/O requirements in information handling systems
US10852783B2 (en) 2018-04-11 2020-12-01 Dell Products, Lp Relative height adjustable connector system for motherboard to graphics board transition with a plating alternative in information handling systems
US10649505B2 (en) 2018-04-11 2020-05-12 Dell Products, Lp Adaptable graphics board with a reconfigurable I/O module board for use in information handling systems
US11947458B2 (en) * 2018-07-27 2024-04-02 Vmware, Inc. Using cache coherent FPGAS to track dirty cache lines
US10761984B2 (en) 2018-07-27 2020-09-01 Vmware, Inc. Using cache coherent FPGAS to accelerate remote access
US11099871B2 (en) 2018-07-27 2021-08-24 Vmware, Inc. Using cache coherent FPGAS to accelerate live migration of virtual machines
US11126464B2 (en) 2018-07-27 2021-09-21 Vmware, Inc. Using cache coherent FPGAS to accelerate remote memory write-back
US11231949B2 (en) 2018-07-27 2022-01-25 Vmware, Inc. Using cache coherent FPGAS to accelerate post-copy migration
US12045178B2 (en) * 2022-02-10 2024-07-23 Mellanox Technologies, Ltd. Devices, methods, and systems for disaggregated memory resources in a computing environment

Family Cites Families (10)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
JPS6133546A (ja) * 1984-07-25 1986-02-17 Nec Corp 情報処理装置
IT1230238B (it) * 1989-06-08 1991-10-18 Bull Hn Information Syst Adattatore di interfaccia da vme a multibus ii.
US5297272A (en) * 1989-08-02 1994-03-22 Advanced Logic Research, Inc. Apparatus for automatically disabling and isolating a computer's original processor upon installation of a processor upgrade card
US5412795A (en) * 1992-02-25 1995-05-02 Micral, Inc. State machine having a variable timing mechanism for varying the duration of logical output states of the state machine based on variation in the clock frequency
US5490279A (en) * 1993-05-21 1996-02-06 Intel Corporation Method and apparatus for operating a single CPU computer system as a multiprocessor system
US5586270A (en) * 1993-09-30 1996-12-17 Intel Corporation Method and apparatus for upgrading a central processing unit and existing memory structure in a computer system
TW400483B (en) * 1994-03-01 2000-08-01 Intel Corp High performance symmetric arbitration protocol with support for I/O requirements
WO1995025310A1 (en) * 1994-03-14 1995-09-21 Apple Computer, Inc. A peripheral processor card for upgrading a computer
AU3143395A (en) * 1994-07-21 1996-02-22 Apple Computer, Inc. Method for semaphore communication between incompatible bus locking architectures
US5555510A (en) * 1994-08-02 1996-09-10 Intel Corporation Automatic computer card insertion and removal algorithm

Also Published As

Publication number Publication date
CN1176434A (zh) 1998-03-18
BR9703861A (pt) 1998-09-08
JPH113313A (ja) 1999-01-06
CZ211097A3 (cs) 1998-03-18
KR980010805A (ko) 1998-04-30
DE69733384T2 (de) 2006-04-27
US5764934A (en) 1998-06-09
EP0817089A3 (de) 1998-01-21
MY114584A (en) 2002-11-30
EP0817089A2 (de) 1998-01-07
EP0817089B1 (de) 2005-06-01

Similar Documents

Publication Publication Date Title
DE69733384D1 (de) Prozessoruntersystem für den Gebrauch mit einer universellen Rechnerarchitektur
DE69429237D1 (de) Benutzerschnittstelnlevorrichtung für Rechnersystem
DE69824225D1 (de) Das Bild einer Hand verwendende Hinweisvorrichtung
KR970703010A (ko) 다중 명령 세트 맵핑(multiple instruction set mapping)
NO950780L (no) Datamaskin-system
KR960011629A (ko) 컴퓨터 시스템
DE19781995T1 (de) Prozessor mit einer Wiederhol-Architektur
DE69428512D1 (de) Konfigurationsverfahren für Rechnerperipheriegeräte
DE69532736D1 (de) Betriebsverfahren für Rechnernetz
DE69729928D1 (de) Kopplungssystem für eine Steuerknüppeleinheit
IT1267375B1 (it) Elaboratore elettronico
DE69426927D1 (de) System für rechnerunterstützte zusammenarbeit
KR960011695A (ko) 컴퓨터 시스템
DE69433517D1 (de) Abtastvorrichtung für Computertomographie
DE69425631D1 (de) Computertomograph
DE59410112D1 (de) Speicherverwaltungssystem eines Rechnersystems
DE69627814D1 (de) System zum bereitstellen eines bios für den hauptrechner
ITNA960032A0 (it) Multicalcolatore elettronico numerico parallelo multiprocessore a ridondanza di processori accoppiati
DE69328841D1 (de) Mehrfachprozessorrechnersystem
DE69620931D1 (de) Versenkbarer Steuerknüppel für tragbaren Rechner
DE69519117D1 (de) Ein Rechnersystem
DE69415126D1 (de) Gegenflusspipelineprozessor
DE69314955D1 (de) Anordnung einer bildwandlereinheit.
DE69517185D1 (de) Gesichertes rechnernetzwerk
DE69424304D1 (de) Paralleler datenprozessor

Legal Events

Date Code Title Description
8364 No opposition during term of opposition
8339 Ceased/non-payment of the annual fee