US5446726A
(en)
*
|
1993-10-20 |
1995-08-29 |
Lsi Logic Corporation |
Error detection and correction apparatus for an asynchronous transfer mode (ATM) network device
|
US5949781A
(en)
*
|
1994-08-31 |
1999-09-07 |
Brooktree Corporation |
Controller for ATM segmentation and reassembly
|
US5548587A
(en)
*
|
1994-09-12 |
1996-08-20 |
Efficient Networks, Inc. |
Asynchronous transfer mode adapter for desktop applications
|
JPH08331141A
(ja)
*
|
1995-06-01 |
1996-12-13 |
Hitachi Ltd |
セル/パケットの組立分解装置およびネットワ−クシステム
|
US5809024A
(en)
*
|
1995-07-12 |
1998-09-15 |
Bay Networks, Inc. |
Memory architecture for a local area network module in an ATM switch
|
US5796735A
(en)
*
|
1995-08-28 |
1998-08-18 |
Integrated Device Technology, Inc. |
System and method for transmission rate control in a segmentation and reassembly (SAR) circuit under ATM protocol
|
US5758089A
(en)
*
|
1995-11-02 |
1998-05-26 |
Sun Microsystems, Inc. |
Method and apparatus for burst transferring ATM packet header and data to a host computer system
|
US5974466A
(en)
*
|
1995-12-28 |
1999-10-26 |
Hitachi, Ltd. |
ATM controller and ATM communication control device
|
US5920561A
(en)
*
|
1996-03-07 |
1999-07-06 |
Lsi Logic Corporation |
ATM communication system interconnect/termination unit
|
US5982749A
(en)
*
|
1996-03-07 |
1999-11-09 |
Lsi Logic Corporation |
ATM communication system interconnect/termination unit
|
US6535512B1
(en)
|
1996-03-07 |
2003-03-18 |
Lsi Logic Corporation |
ATM communication system interconnect/termination unit
|
US5848068A
(en)
*
|
1996-03-07 |
1998-12-08 |
Lsi Logic Corporation |
ATM communication system interconnect/termination unit
|
US5841772A
(en)
*
|
1996-03-07 |
1998-11-24 |
Lsi Logic Corporation |
ATM communication system interconnect/termination unit
|
US5790544A
(en)
*
|
1996-03-25 |
1998-08-04 |
International Business Machines Corporation |
ATM cell-to-frame reassembly method and apparatus for overrun avoidance
|
US5878045A
(en)
*
|
1996-04-26 |
1999-03-02 |
Motorola, Inc. |
Method and apparatus for converting data streams in a cell based communications system
|
US6034945A
(en)
|
1996-05-15 |
2000-03-07 |
Cisco Technology, Inc. |
Method and apparatus for per traffic flow buffer management
|
US5802051A
(en)
*
|
1996-06-10 |
1998-09-01 |
Telefonaktiebolaget Lm Ericsson |
Multiplexing of voice and data minicells
|
US5870628A
(en)
*
|
1996-06-11 |
1999-02-09 |
International Business Machines Corporation |
Adaptor for receiving and processing asynchronous transfer mode cells within a computer network
|
US6128299A
(en)
*
|
1996-08-23 |
2000-10-03 |
Virata Ltd. |
System for low-cost connection of devices to an ATM network
|
US5987034A
(en)
*
|
1996-08-30 |
1999-11-16 |
Cisco Technology, Inc. |
ATM cells within frame relay technology
|
US5991867A
(en)
*
|
1996-09-12 |
1999-11-23 |
Efficient Networks, Inc. |
Transmit scheduler for an asynchronous transfer mode network and method of operation
|
US6829240B1
(en)
*
|
1996-11-27 |
2004-12-07 |
Mindspeed Technologies, Inc. |
System for, and method of, ATM segmentation and re-assembly of cells providing streaming data
|
US6085250A
(en)
*
|
1997-03-20 |
2000-07-04 |
Efficient Networks, Inc. |
Method and system for using layered networking application program interfaces (APIs) using a native asynchronous transfer mode (ATM) API
|
US5844890A
(en)
*
|
1997-03-25 |
1998-12-01 |
International Business Machines Corporation |
Communications cell scheduler and scheduling method for providing proportional use of network bandwith
|
US5940404A
(en)
*
|
1997-04-30 |
1999-08-17 |
International Business Machines Corporation |
Method and apparatus for enhanced scatter mode allowing user data to be page aligned
|
US6041060A
(en)
*
|
1997-04-30 |
2000-03-21 |
International Business Machines Corporation |
Communications cell scheduler and scheduling method for providing periodic activities
|
US6084881A
(en)
*
|
1997-05-22 |
2000-07-04 |
Efficient Networks, Inc. |
Multiple mode xDSL interface
|
US6075788A
(en)
*
|
1997-06-02 |
2000-06-13 |
Lsi Logic Corporation |
Sonet physical layer device having ATM and PPP interfaces
|
US6430191B1
(en)
|
1997-06-30 |
2002-08-06 |
Cisco Technology, Inc. |
Multi-stage queuing discipline
|
US6487202B1
(en)
|
1997-06-30 |
2002-11-26 |
Cisco Technology, Inc. |
Method and apparatus for maximizing memory throughput
|
US6201813B1
(en)
*
|
1997-06-30 |
2001-03-13 |
Cisco Technology, Inc. |
Method and apparatus for using ATM queues for segmentation and reassembly of data frames
|
US6026090A
(en)
*
|
1997-11-14 |
2000-02-15 |
Fore System, Inc. |
Method and system for receiving ATM cells from an ATM network by a host
|
US6526060B1
(en)
|
1997-12-05 |
2003-02-25 |
Cisco Technology, Inc. |
Dynamic rate-based, weighted fair scheduler with explicit rate feedback option
|
GB2332333B
(en)
*
|
1997-12-09 |
2003-01-15 |
Sony Uk Ltd |
An ATM re-assembly circuit and method
|
US6795442B1
(en)
*
|
1998-04-23 |
2004-09-21 |
Emulex Design & Manufacturing Corporation |
System and method for scheduling message transmission and processing in a digital data network
|
US6570850B1
(en)
|
1998-04-23 |
2003-05-27 |
Giganet, Inc. |
System and method for regulating message flow in a digital data network
|
GB9821766D0
(en)
|
1998-10-06 |
1998-12-02 |
Sgs Thomson Microelectronics |
Data transfer
|
GB9821770D0
(en)
|
1998-10-06 |
1998-12-02 |
Sgs Thomson Microelectronics |
Data transfer
|
GB9821800D0
(en)
|
1998-10-06 |
1998-12-02 |
Sgs Thomson Microelectronics |
Data transfer
|
GB9821768D0
(en)
|
1998-10-06 |
1998-12-02 |
Sgs Thomson Microelectronics |
Data transfer
|
GB9821763D0
(en)
*
|
1998-10-06 |
1998-12-02 |
Sgs Thomson Microelectronics |
Data transfer
|
GB9821792D0
(en)
|
1998-10-06 |
1998-12-02 |
Sgs Thomson Microelectronics |
Data transfer
|
GB9821791D0
(en)
|
1998-10-06 |
1998-12-02 |
Sgs Thomson Microelectronics |
Data transfer
|
GB9821789D0
(en)
|
1998-10-06 |
1998-12-02 |
Sgs Thomson Microelectronics |
Jitter handling
|
US6269413B1
(en)
|
1998-10-30 |
2001-07-31 |
Hewlett Packard Company |
System with multiple dynamically-sized logical FIFOs sharing single memory and with read/write pointers independently selectable and simultaneously responsive to respective read/write FIFO selections
|
US6304936B1
(en)
|
1998-10-30 |
2001-10-16 |
Hewlett-Packard Company |
One-to-many bus bridge using independently and simultaneously selectable logical FIFOS
|
US6584121B1
(en)
*
|
1998-11-13 |
2003-06-24 |
Lucent Technologies |
Switch architecture for digital multiplexed signals
|
US6810042B1
(en)
*
|
1999-01-04 |
2004-10-26 |
Cisco Technology, Inc. |
Method of queuing traffic to many destinations covering a wide range of transmission speeds while minimizing buffer size
|
US6424658B1
(en)
|
1999-01-29 |
2002-07-23 |
Neomagic Corp. |
Store-and-forward network switch using an embedded DRAM
|
US6765911B1
(en)
|
1999-02-03 |
2004-07-20 |
International Business Machines Corporation |
Communications adapter for implementing communications in a network and providing multiple modes of communications
|
US6661774B1
(en)
|
1999-02-16 |
2003-12-09 |
Efficient Networks, Inc. |
System and method for traffic shaping packet-based signals
|
US6590897B1
(en)
|
1999-03-08 |
2003-07-08 |
Efficient Networks, Inc. |
System and method for bridging universal serial bus and asynchronous transfer mode communication links
|
US7020141B1
(en)
*
|
1999-10-12 |
2006-03-28 |
Nortel Networks Limited |
ATM common part sub-layer device and method
|
US6775292B1
(en)
|
2000-01-24 |
2004-08-10 |
Cisco Technology, Inc. |
Method for servicing of multiple queues carrying voice over virtual circuits based on history
|
US6714562B1
(en)
*
|
2000-03-10 |
2004-03-30 |
International Business Machines Corporation |
Method and apparatus for segmenting network traffic variable length frames
|
US6965603B1
(en)
|
2000-03-20 |
2005-11-15 |
Cortina Systems, Inc. |
Circuits for combining ATM and packet data on an optical fiber
|
US6810039B1
(en)
|
2000-03-30 |
2004-10-26 |
Azanda Network Devices, Inc. |
Processor-based architecture for facilitating integrated data transfer between both atm and packet traffic with a packet bus or packet link, including bidirectional atm-to-packet functionally for atm traffic
|
US6751224B1
(en)
|
2000-03-30 |
2004-06-15 |
Azanda Network Devices, Inc. |
Integrated ATM/packet segmentation-and-reassembly engine for handling both packet and ATM input data and for outputting both ATM and packet data
|
US6751214B1
(en)
|
2000-03-30 |
2004-06-15 |
Azanda Network Devices, Inc. |
Methods and apparatus for dynamically allocating bandwidth between ATM cells and packets
|
US7142558B1
(en)
|
2000-04-17 |
2006-11-28 |
Cisco Technology, Inc. |
Dynamic queuing control for variable throughput communication channels
|
US6934280B1
(en)
|
2000-05-04 |
2005-08-23 |
Nokia, Inc. |
Multiple services emulation over a single network service
|
US6694388B1
(en)
*
|
2000-05-31 |
2004-02-17 |
3Com Corporation |
Dynamic queuing system incorporating multiple queues sharing a single memory
|
US7224693B1
(en)
*
|
2000-08-11 |
2007-05-29 |
Ericsson Ab |
Long packet handling
|
US6925506B1
(en)
*
|
2000-09-29 |
2005-08-02 |
Cypress Semiconductor Corp. |
Architecture for implementing virtual multiqueue fifos
|
US20020136220A1
(en)
*
|
2000-10-02 |
2002-09-26 |
Shakuntala Anjanaiah |
Apparatus and method for an interface unit for data transfer between data processing units in the asynchronous transfer mode and in the I/O mode
|
KR100453349B1
(ko)
*
|
2001-12-14 |
2004-10-15 |
엘지전자 주식회사 |
서로 다른 물리계층의 데이터 정합 장치 및 방법
|
US6804692B2
(en)
*
|
2001-12-21 |
2004-10-12 |
Agere Systems, Inc. |
Method and apparatus for reassembly of data blocks within a network processor
|
AU2003248866A1
(en)
*
|
2002-07-08 |
2004-01-23 |
Globespanvirata Incorporated |
Method and system for optimizing utopia clav polling arbitration
|
US7738496B1
(en)
|
2002-12-31 |
2010-06-15 |
Cypress Semiconductor Corporation |
Device that provides the functionality of dual-ported memory using single-ported memory for multiple clock domains
|
US7924845B2
(en)
*
|
2003-09-30 |
2011-04-12 |
Mentor Graphics Corporation |
Message-based low latency circuit emulation signal transfer
|
US7934057B1
(en)
|
2003-12-24 |
2011-04-26 |
Cypress Semiconductor Corporation |
Logic for implementing a dual clock domain read access with predictable timing for bi-directional inputs/outputs
|
FR2877176B1
(fr)
*
|
2004-10-22 |
2007-04-20 |
Agence Spatiale Europeenne |
Procede et dispositif pour ordonnancer et transmettre des paquets de donnees a partir d'un emetteur commun vers une pluralite d'utilisateurs partageant un canal de transmission coummun.
|
US7599381B2
(en)
*
|
2004-12-23 |
2009-10-06 |
Cisco Technology, Inc. |
Scheduling eligible entries using an approximated finish delay identified for an entry based on an associated speed group
|
US8145809B1
(en)
|
2007-03-09 |
2012-03-27 |
Cypress Semiconductor Corporation |
Busy detection logic for asynchronous communication port
|