DE69512159D1 - Addressierung mit einer niedrigen Anzahl von Speicherstiften für Cache- und Haupt-Speicher - Google Patents

Addressierung mit einer niedrigen Anzahl von Speicherstiften für Cache- und Haupt-Speicher

Info

Publication number
DE69512159D1
DE69512159D1 DE69512159T DE69512159T DE69512159D1 DE 69512159 D1 DE69512159 D1 DE 69512159D1 DE 69512159 T DE69512159 T DE 69512159T DE 69512159 T DE69512159 T DE 69512159T DE 69512159 D1 DE69512159 D1 DE 69512159D1
Authority
DE
Germany
Prior art keywords
memory
addressing
cache
low number
pins
Prior art date
Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
Expired - Fee Related
Application number
DE69512159T
Other languages
English (en)
Other versions
DE69512159T2 (de
Inventor
Mark S Young
Daniel E Lenoski
Current Assignee (The listed assignees may be inaccurate. Google has not performed a legal analysis and makes no representation or warranty as to the accuracy of the list.)
Sun Microsystems Inc
Original Assignee
Sun Microsystems Inc
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by Sun Microsystems Inc filed Critical Sun Microsystems Inc
Application granted granted Critical
Publication of DE69512159D1 publication Critical patent/DE69512159D1/de
Publication of DE69512159T2 publication Critical patent/DE69512159T2/de
Anticipated expiration legal-status Critical
Expired - Fee Related legal-status Critical Current

Links

Classifications

    • G—PHYSICS
    • G11—INFORMATION STORAGE
    • G11C—STATIC STORES
    • G11C8/00—Arrangements for selecting an address in a digital store
    • G—PHYSICS
    • G06—COMPUTING; CALCULATING OR COUNTING
    • G06F—ELECTRIC DIGITAL DATA PROCESSING
    • G06F12/00—Accessing, addressing or allocating within memory systems or architectures
    • G06F12/02—Addressing or allocation; Relocation
    • G06F12/08—Addressing or allocation; Relocation in hierarchically structured memory systems, e.g. virtual memory systems
    • G06F12/0802—Addressing of a memory level in which the access to the desired data or data block requires associative addressing means, e.g. caches
    • G06F12/0877—Cache access modes
    • G06F12/0884—Parallel mode, e.g. in parallel with main memory or CPU
    • Y—GENERAL TAGGING OF NEW TECHNOLOGICAL DEVELOPMENTS; GENERAL TAGGING OF CROSS-SECTIONAL TECHNOLOGIES SPANNING OVER SEVERAL SECTIONS OF THE IPC; TECHNICAL SUBJECTS COVERED BY FORMER USPC CROSS-REFERENCE ART COLLECTIONS [XRACs] AND DIGESTS
    • Y02—TECHNOLOGIES OR APPLICATIONS FOR MITIGATION OR ADAPTATION AGAINST CLIMATE CHANGE
    • Y02D—CLIMATE CHANGE MITIGATION TECHNOLOGIES IN INFORMATION AND COMMUNICATION TECHNOLOGIES [ICT], I.E. INFORMATION AND COMMUNICATION TECHNOLOGIES AIMING AT THE REDUCTION OF THEIR OWN ENERGY USE
    • Y02D10/00—Energy efficient computing, e.g. low power processors, power management or thermal management
DE69512159T 1994-07-28 1995-07-22 Addressierung mit einer niedrigen Anzahl von Speicherstiften für Cache- und Haupt-Speicher Expired - Fee Related DE69512159T2 (de)

Applications Claiming Priority (1)

Application Number Priority Date Filing Date Title
US28183294A 1994-07-28 1994-07-28

Publications (2)

Publication Number Publication Date
DE69512159D1 true DE69512159D1 (de) 1999-10-21
DE69512159T2 DE69512159T2 (de) 2000-04-20

Family

ID=23078963

Family Applications (1)

Application Number Title Priority Date Filing Date
DE69512159T Expired - Fee Related DE69512159T2 (de) 1994-07-28 1995-07-22 Addressierung mit einer niedrigen Anzahl von Speicherstiften für Cache- und Haupt-Speicher

Country Status (3)

Country Link
EP (1) EP0694844B1 (de)
JP (1) JPH08227376A (de)
DE (1) DE69512159T2 (de)

Families Citing this family (4)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
JP3092557B2 (ja) * 1997-09-16 2000-09-25 日本電気株式会社 半導体記憶装置
US7360023B2 (en) 2003-09-30 2008-04-15 Starcore, Llc Method and system for reducing power consumption in a cache memory
JP4748807B2 (ja) * 2007-01-31 2011-08-17 キヤノン株式会社 復号回路
JP5363060B2 (ja) * 2008-07-03 2013-12-11 株式会社バッファロー メモリモジュール、および、メモリ用補助モジュール

Family Cites Families (3)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
JPH04233642A (ja) * 1990-07-27 1992-08-21 Dell Usa Corp キャッシュアクセスと並列的にメモリアクセスを行なうプロセッサ及びそれに用いられる方法
US5247643A (en) * 1991-01-08 1993-09-21 Ast Research, Inc. Memory control circuit for optimizing copy back/line fill operation in a copy back cache system
JPH0561769A (ja) * 1991-09-02 1993-03-12 Daikin Ind Ltd メモリ・アクセス方法

Also Published As

Publication number Publication date
DE69512159T2 (de) 2000-04-20
EP0694844A1 (de) 1996-01-31
EP0694844B1 (de) 1999-09-15
JPH08227376A (ja) 1996-09-03

Similar Documents

Publication Publication Date Title
DE69534765D1 (de) Trokar mit einer Mehrzahl von Zugängen
FI953204A0 (fi) Datamuistin jakaminen moniprosessorijärjestelmissä
DE69032633T2 (de) Speicherverwaltungsanordnung für Speicherkarten mit einer Speicherzuordnungstabelle
DE69620650T2 (de) Hochkapazitätsdimmspeicher mit Daten- und Zustandsspeicher
DE69529001T2 (de) Prozessor für inverse Übertragung mit Speicheradressenschaltung
DE69502098T2 (de) Datenverarbeitung mit mehrfachbefehlssätzen
DE69520819D1 (de) Verringerung von Buszugriffskonflikten in gemeinsamem Speicher
DE69715532T2 (de) Speicherzuordnung in einer Mehrfachfädenumgebung
BR8801568A (pt) Disposicao e processo de enderecamento de memoria
DE69329080D1 (de) Cache-Speicher
DE68925571T2 (de) Vermittlungsnetzwerk für Speicherzugriff
KR900702093A (ko) 치수안정성 폴리에스테르사 및 그 제조방법
DE69618175D1 (de) Saugfähiger gegenstand mit aufnahmelaschen
DE69504965T2 (de) Datenspeicherung
DE69504313T2 (de) Datenspeicher
DE69030295T2 (de) Speicherverwaltung für hierarchische graphische Strukturen
DE68925361D1 (de) Direktzugriffsspeicher mit Seitenadressierungsmodus
DE69512159D1 (de) Addressierung mit einer niedrigen Anzahl von Speicherstiften für Cache- und Haupt-Speicher
DE69413455T2 (de) Bussystem mit verringerter Anzahl von Leitungen und Anwendung
DE69527252D1 (de) Lesen einer Bitleitung in einer Speichermatrix
DE69504662T2 (de) Mattierte nylon filamente mit polymethylpentenschlieren
DE69507968D1 (de) Datensatzsicherung in einer gemeinsam genutzten umgebung
DE69426882T2 (de) Polyesterprepolymer mit Formgedächtniseffekt
BR7401660U (pt) Cartela com número sorteado
DE69033052D1 (de) Speicherverwaltung in einer Mehrprozessoranordnung

Legal Events

Date Code Title Description
8364 No opposition during term of opposition
8339 Ceased/non-payment of the annual fee