DE69505667D1 - Verklemmungsfreie hochgeschwindigkeitsbrückenschaltung - Google Patents

Verklemmungsfreie hochgeschwindigkeitsbrückenschaltung

Info

Publication number
DE69505667D1
DE69505667D1 DE69505667T DE69505667T DE69505667D1 DE 69505667 D1 DE69505667 D1 DE 69505667D1 DE 69505667 T DE69505667 T DE 69505667T DE 69505667 T DE69505667 T DE 69505667T DE 69505667 D1 DE69505667 D1 DE 69505667D1
Authority
DE
Germany
Prior art keywords
bridge circuit
clamping high
speed bridge
clamping
speed
Prior art date
Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
Expired - Lifetime
Application number
DE69505667T
Other languages
English (en)
Inventor
Brent Jaffa
Wayne Bell
John Giles
Current Assignee (The listed assignees may be inaccurate. Google has not performed a legal analysis and makes no representation or warranty as to the accuracy of the list.)
Unisys Corp
Original Assignee
Unisys Corp
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by Unisys Corp filed Critical Unisys Corp
Application granted granted Critical
Publication of DE69505667D1 publication Critical patent/DE69505667D1/de
Anticipated expiration legal-status Critical
Expired - Lifetime legal-status Critical Current

Links

Classifications

    • G—PHYSICS
    • G06—COMPUTING; CALCULATING OR COUNTING
    • G06F—ELECTRIC DIGITAL DATA PROCESSING
    • G06F13/00—Interconnection of, or transfer of information or other signals between, memories, input/output devices or central processing units
    • G06F13/38—Information transfer, e.g. on bus
    • G06F13/382—Information transfer, e.g. on bus using universal interface adapter
    • G06F13/385—Information transfer, e.g. on bus using universal interface adapter for adaptation of a particular data processing system to different peripheral devices
    • G—PHYSICS
    • G06—COMPUTING; CALCULATING OR COUNTING
    • G06F—ELECTRIC DIGITAL DATA PROCESSING
    • G06F13/00—Interconnection of, or transfer of information or other signals between, memories, input/output devices or central processing units
    • G06F13/38—Information transfer, e.g. on bus
    • G06F13/40—Bus structure
    • G06F13/4004—Coupling between buses
    • G06F13/4027—Coupling between buses using bus bridges
    • G06F13/4031—Coupling between buses using bus bridges with arbitration
    • G06F13/4036—Coupling between buses using bus bridges with arbitration and deadlock prevention

Landscapes

  • Engineering & Computer Science (AREA)
  • Theoretical Computer Science (AREA)
  • General Engineering & Computer Science (AREA)
  • Physics & Mathematics (AREA)
  • General Physics & Mathematics (AREA)
  • Computer Hardware Design (AREA)
  • Multi Processors (AREA)
DE69505667T 1994-06-14 1995-06-13 Verklemmungsfreie hochgeschwindigkeitsbrückenschaltung Expired - Lifetime DE69505667D1 (de)

Applications Claiming Priority (2)

Application Number Priority Date Filing Date Title
US25979294A 1994-06-14 1994-06-14
PCT/US1995/007447 WO1995034861A1 (en) 1994-06-14 1995-06-13 High speed deadlock free bridge circuit

Publications (1)

Publication Number Publication Date
DE69505667D1 true DE69505667D1 (de) 1998-12-03

Family

ID=22986408

Family Applications (1)

Application Number Title Priority Date Filing Date
DE69505667T Expired - Lifetime DE69505667D1 (de) 1994-06-14 1995-06-13 Verklemmungsfreie hochgeschwindigkeitsbrückenschaltung

Country Status (6)

Country Link
US (1) US5542056A (de)
EP (1) EP0765500B1 (de)
JP (1) JPH10501359A (de)
AU (1) AU3156095A (de)
DE (1) DE69505667D1 (de)
WO (1) WO1995034861A1 (de)

Families Citing this family (17)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US5933612A (en) * 1995-05-02 1999-08-03 Apple Computer, Inc. Deadlock avoidance in a split-bus computer system
USRE38428E1 (en) 1995-05-02 2004-02-10 Apple Computer, Inc. Bus transaction reordering in a computer system having unordered slaves
US5848249A (en) * 1995-06-15 1998-12-08 Intel Corporation Method and apparatus for enabling intelligent I/O subsystems using PCI I/O devices
US5734847A (en) * 1995-06-15 1998-03-31 Intel Corporation Method and apparatus for enabling intelligent I/O subsystems using PCI I/O devices
US5652846A (en) * 1995-07-03 1997-07-29 Compaq Computer Corporation Bus deadlock prevention circuit for use with second level cache controller
US5632021A (en) * 1995-10-25 1997-05-20 Cisco Systems Inc. Computer system with cascaded peripheral component interconnect (PCI) buses
US5797018A (en) * 1995-12-07 1998-08-18 Compaq Computer Corporation Apparatus and method of preventing a deadlock condition in a computer system
US5712986A (en) * 1995-12-19 1998-01-27 Ncr Corporation Asynchronous PCI-to-PCI Bridge
US5751975A (en) * 1995-12-28 1998-05-12 Intel Corporation Method and apparatus for interfacing a device compliant to a first bus protocol to an external bus having a second bus protocol and for providing virtual functions through a multi-function intelligent bridge
US5717876A (en) * 1996-02-26 1998-02-10 International Business Machines Corporation Method for avoiding livelock on bus bridge receiving multiple requests
US5778235A (en) * 1996-02-26 1998-07-07 Robertson; Paul Gordon Computer system and arbitrator utilizing a bus bridge that avoids livelock
US5734846A (en) * 1996-02-26 1998-03-31 International Business Machines Corporation Method for avoiding livelock on bus bridge
US5935220A (en) * 1996-08-09 1999-08-10 Motorola Inc. Apparatus and method for high speed data and command transfer over an interface
US5930485A (en) * 1997-01-07 1999-07-27 Apple Computer, Inc. Deadlock avoidance in a computer system having unordered slaves
US5889972A (en) * 1997-03-25 1999-03-30 Adaptec, Inc. Bus to bus bridge deadlock prevention system
US7360119B1 (en) * 2004-03-03 2008-04-15 Adaptec, Inc. Method and apparatus for handling SAS/SATA communication deadlock
CN100501706C (zh) * 2005-09-30 2009-06-17 鸿富锦精密工业（深圳）有限公司 避免命令传输冲突的方法及其电子装置

Family Cites Families (7)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US4494185A (en) * 1981-04-16 1985-01-15 Ncr Corporation Data processing system employing broadcast packet switching
US4494193A (en) * 1982-09-30 1985-01-15 At&T Bell Laboratories Deadlock detection and resolution scheme
US4716525A (en) * 1985-04-15 1987-12-29 Concurrent Computer Corporation Peripheral controller for coupling data buses having different protocol and transfer rates
US4935868A (en) * 1988-11-28 1990-06-19 Ncr Corporation Multiple port bus interface controller with slave bus
US5130981A (en) * 1989-03-22 1992-07-14 Hewlett-Packard Company Three port random access memory in a network bridge
US5119480A (en) * 1989-11-13 1992-06-02 International Business Machines Corporation Bus master interface circuit with transparent preemption of a data transfer operation
US5331634A (en) * 1993-01-29 1994-07-19 Digital Ocean, Inc. Technique for bridging local area networks having non-unique node addresses

Also Published As

Publication number Publication date
WO1995034861A1 (en) 1995-12-21
JPH10501359A (ja) 1998-02-03
US5542056A (en) 1996-07-30
AU3156095A (en) 1996-01-05
EP0765500A1 (de) 1997-04-02
EP0765500B1 (de) 1998-10-28

Similar Documents

Publication Publication Date Title
DE59510926D1 (de) Bohrfutter
DE19581725T1 (de) Spannfutter
DE69528980D1 (de) Bohrfutter
DE59510622D1 (de) Substituierte diazacyclohexandi(thi)one
DE69511661T2 (de) Referenzschaltung
DE69505091D1 (de) Schaltungsganordnung
DE69514175T2 (de) Spannfutter
DE69505667D1 (de) Verklemmungsfreie hochgeschwindigkeitsbrückenschaltung
DE69517984T2 (de) Schaltungsanordnung
DE59509057D1 (de) Brücken-Modul
DE59510929D1 (de) Load-sensing Schaltung
DE59502827D1 (de) Integrierte schaltung
DE69521998D1 (de) Schaltungsanordnung
DE69522163D1 (de) Schnittstellenschaltung
KR950026510U (ko) 씽크대용 다리
DE69508740D1 (de) Schaltungsanordnung
DE69515115T2 (de) Schaltungsanordnung
DE59503804D1 (de) Optischer kurzschlussstecker
FI943131A0 (fi) Siirtovaunu
KR960013117U (ko) 대다리
DE69633006D1 (de) Brückenschaltungsanordnung
KR960015876U (ko) 인터페이스 회로
KR960018759U (ko) 오녹화 방지회로
KR960019342U (ko) 블랙백 회로
KR950023023U (ko) 씽크대용 다리

Legal Events

Date Code Title Description
8332 No legal effect for de