DE69429762D1 - Verfahren und Vorrichtung zur Befehlsteuerung in einem Pipelineprozessor - Google Patents

Verfahren und Vorrichtung zur Befehlsteuerung in einem Pipelineprozessor

Info

Publication number
DE69429762D1
DE69429762D1 DE69429762T DE69429762T DE69429762D1 DE 69429762 D1 DE69429762 D1 DE 69429762D1 DE 69429762 T DE69429762 T DE 69429762T DE 69429762 T DE69429762 T DE 69429762T DE 69429762 D1 DE69429762 D1 DE 69429762D1
Authority
DE
Germany
Prior art keywords
command control
pipeline processor
pipeline
processor
command
Prior art date
Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
Expired - Lifetime
Application number
DE69429762T
Other languages
English (en)
Other versions
DE69429762T2 (de
Inventor
Aiichiro Inoue
Current Assignee (The listed assignees may be inaccurate. Google has not performed a legal analysis and makes no representation or warranty as to the accuracy of the list.)
Fujitsu Ltd
Original Assignee
Fujitsu Ltd
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by Fujitsu Ltd filed Critical Fujitsu Ltd
Publication of DE69429762D1 publication Critical patent/DE69429762D1/de
Application granted granted Critical
Publication of DE69429762T2 publication Critical patent/DE69429762T2/de
Anticipated expiration legal-status Critical
Expired - Lifetime legal-status Critical Current

Links

Classifications

    • G—PHYSICS
    • G06—COMPUTING; CALCULATING OR COUNTING
    • G06F—ELECTRIC DIGITAL DATA PROCESSING
    • G06F9/00—Arrangements for program control, e.g. control units
    • G06F9/06—Arrangements for program control, e.g. control units using stored programs, i.e. using an internal store of processing equipment to receive or retain programs
    • G06F9/30—Arrangements for executing machine instructions, e.g. instruction decode
    • G06F9/38—Concurrent instruction execution, e.g. pipeline or look ahead
    • G06F9/3802—Instruction prefetching
    • G06F9/3804—Instruction prefetching for branches, e.g. hedging, branch folding
    • G06F9/3806—Instruction prefetching for branches, e.g. hedging, branch folding using address prediction, e.g. return stack, branch history buffer

Landscapes

  • Engineering & Computer Science (AREA)
  • Software Systems (AREA)
  • Theoretical Computer Science (AREA)
  • Physics & Mathematics (AREA)
  • General Engineering & Computer Science (AREA)
  • General Physics & Mathematics (AREA)
  • Advance Control (AREA)
DE69429762T 1993-11-26 1994-09-20 Verfahren und Vorrichtung zur Befehlsteuerung in einem Pipelineprozessor Expired - Lifetime DE69429762T2 (de)

Applications Claiming Priority (1)

Application Number Priority Date Filing Date Title
JP5296940A JP2801135B2 (ja) 1993-11-26 1993-11-26 パイプラインプロセッサの命令読み出し方法及び命令読み出し装置

Publications (2)

Publication Number Publication Date
DE69429762D1 true DE69429762D1 (de) 2002-03-14
DE69429762T2 DE69429762T2 (de) 2002-06-20

Family

ID=17840153

Family Applications (1)

Application Number Title Priority Date Filing Date
DE69429762T Expired - Lifetime DE69429762T2 (de) 1993-11-26 1994-09-20 Verfahren und Vorrichtung zur Befehlsteuerung in einem Pipelineprozessor

Country Status (4)

Country Link
US (1) US5642500A (de)
EP (1) EP0655679B1 (de)
JP (1) JP2801135B2 (de)
DE (1) DE69429762T2 (de)

Families Citing this family (19)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US5928357A (en) * 1994-09-15 1999-07-27 Intel Corporation Circuitry and method for performing branching without pipeline delay
JP3683968B2 (ja) * 1996-02-09 2005-08-17 富士通株式会社 情報処理装置
US5794028A (en) * 1996-10-17 1998-08-11 Advanced Micro Devices, Inc. Shared branch prediction structure
US6253316B1 (en) 1996-11-19 2001-06-26 Advanced Micro Devices, Inc. Three state branch history using one bit in a branch prediction mechanism
US6012134A (en) * 1998-04-09 2000-01-04 Institute For The Development Of Emerging Architectures, L.L.C. High-performance processor with streaming buffer that facilitates prefetching of instructions
US6370415B1 (en) 1998-04-10 2002-04-09 Medi-Physics Inc. Magnetic resonance imaging method
US6502188B1 (en) 1999-11-16 2002-12-31 Advanced Micro Devices, Inc. Dynamic classification of conditional branches in global history branch prediction
US6965983B2 (en) * 2003-02-16 2005-11-15 Faraday Technology Corp. Simultaneously setting prefetch address and fetch address pipelined stages upon branch
US20050273559A1 (en) 2004-05-19 2005-12-08 Aris Aristodemou Microprocessor architecture including unified cache debug unit
US7797520B2 (en) * 2005-06-30 2010-09-14 Arm Limited Early branch instruction prediction
WO2007049150A2 (en) * 2005-09-28 2007-05-03 Arc International (Uk) Limited Architecture for microprocessor-based systems including simd processing unit and associated systems and methods
US7917731B2 (en) * 2006-08-02 2011-03-29 Qualcomm Incorporated Method and apparatus for prefetching non-sequential instruction addresses
JP5444889B2 (ja) * 2009-06-30 2014-03-19 富士通株式会社 演算処理装置および演算処理装置の制御方法
US8645714B2 (en) 2010-05-25 2014-02-04 Via Technologies, Inc. Branch target address cache for predicting instruction decryption keys in a microprocessor that fetches and decrypts encrypted instructions
US9798898B2 (en) 2010-05-25 2017-10-24 Via Technologies, Inc. Microprocessor with secure execution mode and store key instructions
US9911008B2 (en) 2010-05-25 2018-03-06 Via Technologies, Inc. Microprocessor with on-the-fly switching of decryption keys
US9967092B2 (en) 2010-05-25 2018-05-08 Via Technologies, Inc. Key expansion logic using decryption key primitives
US9892283B2 (en) 2010-05-25 2018-02-13 Via Technologies, Inc. Decryption of encrypted instructions using keys selected on basis of instruction fetch address
JP7351421B2 (ja) * 2020-03-17 2023-09-27 日本電気株式会社 処理装置、セキュリティ制御方法、及び制御プログラム

Family Cites Families (16)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US4200927A (en) * 1978-01-03 1980-04-29 International Business Machines Corporation Multi-instruction stream branch processing mechanism
EP0109655B1 (de) * 1982-11-17 1991-07-24 Nec Corporation Anordnung zum Vorabholen von Befehlen mit Vorhersage einer Verzweigungszieladresse
US4691277A (en) * 1984-10-24 1987-09-01 International Business Machines Corp. Small instruction cache using branch target table to effect instruction prefetch
US4679141A (en) * 1985-04-29 1987-07-07 International Business Machines Corporation Pageable branch history table
US4763245A (en) * 1985-10-30 1988-08-09 International Business Machines Corporation Branch prediction mechanism in which a branch history table is updated using an operand sensitive branch table
EP0258453B1 (de) * 1986-02-28 1993-05-19 Nec Corporation Steuervorrichtung zum vorabruf von befehlen
US5228131A (en) * 1988-02-24 1993-07-13 Mitsubishi Denki Kabushiki Kaisha Data processor with selectively enabled and disabled branch prediction operation
US4974155A (en) * 1988-08-15 1990-11-27 Evans & Sutherland Computer Corp. Variable delay branch system
DE68927292T2 (de) * 1988-11-25 1997-05-07 Nippon Electric Co Mikrorechner, geeignet zur Schnellverarbeitung eines Verzweigungsbefehlskodes
JP2508280B2 (ja) * 1989-07-28 1996-06-19 日本電気株式会社 分岐ヒストリテ―ブル制御方式
US5283873A (en) * 1990-06-29 1994-02-01 Digital Equipment Corporation Next line prediction apparatus for a pipelined computed system
US5276882A (en) * 1990-07-27 1994-01-04 International Business Machines Corp. Subroutine return through branch history table
US5394530A (en) * 1991-03-15 1995-02-28 Nec Corporation Arrangement for predicting a branch target address in the second iteration of a short loop
US5287467A (en) * 1991-04-18 1994-02-15 International Business Machines Corporation Pipeline for removing and concurrently executing two or more branch instructions in synchronization with other instructions executing in the execution unit
US5539911A (en) * 1991-07-08 1996-07-23 Seiko Epson Corporation High-performance, superscalar-based computer system with out-of-order instruction execution
US5367703A (en) * 1993-01-08 1994-11-22 International Business Machines Corporation Method and system for enhanced branch history prediction accuracy in a superscalar processor system

Also Published As

Publication number Publication date
US5642500A (en) 1997-06-24
EP0655679A3 (de) 1995-06-28
EP0655679A2 (de) 1995-05-31
EP0655679B1 (de) 2002-01-30
DE69429762T2 (de) 2002-06-20
JPH07152562A (ja) 1995-06-16
JP2801135B2 (ja) 1998-09-21

Similar Documents

Publication Publication Date Title
DE69522595D1 (de) Verfahren und Vorrichtung zur Stromverbrauchssteuerung in einem Rechnersystem
DE69530138D1 (de) System und Verfahren zur Cursorsteuerung in einem Rechner
DE69500424D1 (de) Verfahren und gerät zur sicheren objektveränderung in einem verteilten system
DE69429762D1 (de) Verfahren und Vorrichtung zur Befehlsteuerung in einem Pipelineprozessor
DE69308548D1 (de) Vorrichtung und verfahren zum befehlsabschluss in einem superskalaren prozessor.
DE69414784D1 (de) Vorrichtung und Verfahren zur Formmodellierung
DE69515096D1 (de) Verfahren und Vorrichtung zur Ermittlung eines Fehlers einer Steuerventilanordnung in einem Regelkreis
DE69617509D1 (de) Vorrichtung und Verfahren zur Feststellung von Objekttypen in einem verteilten Objektsystem
DE59409520D1 (de) Verfahren und vorrichtung zur planung und kontrolle eines chirurgischen eingriffs
DE69412393D1 (de) Vorrichtung und verfahren zur extraktion mit einem überkritischen fluidum
DE69414105D1 (de) Vorrichtung und verfahren zur automatischen erkennung und konfiguration eines peripheriegeräts
DE69429901D1 (de) Verfahren und Vorrichtung zur Regelung von unterirdischen Speichern
DE69635980D1 (de) Verfahren und vorrichtung zur detektierung von objektbewegung in einer bilderfolge
DE59610354D1 (de) Verfahren und vorrichtung zur winkelmessung bei einem drehbaren körper
DE69408601D1 (de) System und Verfahren zur Emulierung von Vielfachprozess-Pipelines in einer Einprozessumgebung
DE69403205D1 (de) Verfahren und vorrichtung zur feststellung von teilchen in einer strömung
DE59503972D1 (de) Vorrichtung und Verfahren zur Beeinflussung eines Ventils
DE69423306D1 (de) Vorrichtung und Verfahren zur Auswahl eines Schriftensatzes
DE69422845D1 (de) Vorrichtung und Verfahren zur Koordinateneingabe
DE69033131D1 (de) Logikvorrichtung und Verfahren zur Verwaltung einer Befehlseinheit in einer Pipeline-Verarbeitungseinheit
DE69635598D1 (de) Verfahren und Vorrichtung zur Datenflusssteuerung in einem paketvermittelten Computersystem
DE69510497D1 (de) Vorrichtung und Verfahren zur Halterung eines Computerbauelementes
DE59408389D1 (de) Verfahren und vorrichtung zur schlupfregelung
DE69427940D1 (de) Verfahren und Vorrichtung zur Verarbeitung eines Dokumentes
DE59304196D1 (de) Verfahren zur Luftführung in einem Aufnahmeraum sowie Vorrichtung zum Bearbeiten von Kleinteilen

Legal Events

Date Code Title Description
8364 No opposition during term of opposition
8328 Change in the person/name/address of the agent

Representative=s name: SEEGER SEEGER LINDNER PARTNERSCHAFT PATENTANWAELTE