DE69325365T2 - Steuerungssystem - Google Patents

Steuerungssystem

Info

Publication number
DE69325365T2
DE69325365T2 DE69325365T DE69325365T DE69325365T2 DE 69325365 T2 DE69325365 T2 DE 69325365T2 DE 69325365 T DE69325365 T DE 69325365T DE 69325365 T DE69325365 T DE 69325365T DE 69325365 T2 DE69325365 T2 DE 69325365T2
Authority
DE
Germany
Prior art keywords
auxiliary
motherboard
pct
control
card
Prior art date
Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
Expired - Fee Related
Application number
DE69325365T
Other languages
English (en)
Other versions
DE69325365D1 (de
Inventor
Juha Vasanoja
Current Assignee (The listed assignees may be inaccurate. Google has not performed a legal analysis and makes no representation or warranty as to the accuracy of the list.)
Nokia Oyj
Original Assignee
Nokia Telecommunications Oy
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by Nokia Telecommunications Oy filed Critical Nokia Telecommunications Oy
Application granted granted Critical
Publication of DE69325365D1 publication Critical patent/DE69325365D1/de
Publication of DE69325365T2 publication Critical patent/DE69325365T2/de
Anticipated expiration legal-status Critical
Expired - Fee Related legal-status Critical Current

Links

Classifications

    • G—PHYSICS
    • G06—COMPUTING; CALCULATING OR COUNTING
    • G06F—ELECTRIC DIGITAL DATA PROCESSING
    • G06F12/00—Accessing, addressing or allocating within memory systems or architectures
    • G06F12/02—Addressing or allocation; Relocation
    • G06F12/06—Addressing a physical block of locations, e.g. base addressing, module addressing, memory dedication
    • G06F12/0646—Configuration or reconfiguration
    • G06F12/0669—Configuration or reconfiguration with decentralised address assignment
    • G06F12/0676—Configuration or reconfiguration with decentralised address assignment the address being position dependent

Landscapes

  • Engineering & Computer Science (AREA)
  • Theoretical Computer Science (AREA)
  • Physics & Mathematics (AREA)
  • General Engineering & Computer Science (AREA)
  • General Physics & Mathematics (AREA)
  • Crystals, And After-Treatments Of Crystals (AREA)
  • Iron Core Of Rotating Electric Machines (AREA)
  • Programmable Controllers (AREA)
  • Mounting Of Printed Circuit Boards And The Like (AREA)
  • Selective Calling Equipment (AREA)
  • Control By Computers (AREA)
  • Vehicle Body Suspensions (AREA)
  • Exchange Systems With Centralized Control (AREA)
DE69325365T 1992-12-18 1993-12-17 Steuerungssystem Expired - Fee Related DE69325365T2 (de)

Applications Claiming Priority (2)

Application Number Priority Date Filing Date Title
FI925779A FI93589C (fi) 1992-12-18 1992-12-18 Ohjausjärjestelmä
PCT/FI1993/000545 WO1994015291A1 (en) 1992-12-18 1993-12-17 Control system

Publications (2)

Publication Number Publication Date
DE69325365D1 DE69325365D1 (de) 1999-07-22
DE69325365T2 true DE69325365T2 (de) 1999-11-18

Family

ID=8536426

Family Applications (1)

Application Number Title Priority Date Filing Date
DE69325365T Expired - Fee Related DE69325365T2 (de) 1992-12-18 1993-12-17 Steuerungssystem

Country Status (9)

Country Link
US (1) US5504671A (de)
EP (1) EP0627101B1 (de)
JP (1) JP3299755B2 (de)
AT (1) ATE181431T1 (de)
AU (1) AU669042B2 (de)
DE (1) DE69325365T2 (de)
FI (1) FI93589C (de)
NO (1) NO309118B1 (de)
WO (1) WO1994015291A1 (de)

Families Citing this family (2)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
FR2820524B1 (fr) * 2001-02-05 2003-12-12 Valeo Climatisation Programmation d'adresses de peripheriques, notamment pour un dispositif de climatisation de vehicule automobile
US7610063B2 (en) * 2003-05-09 2009-10-27 Alcatel-Lucent Usa Inc. System for determining information for circuit packs connected by a single line bus

Family Cites Families (9)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US4670855A (en) * 1982-02-24 1987-06-02 Digital Equipment Corporation Interchangeable interface circuit structure
DE3236812A1 (de) * 1982-10-05 1984-04-05 Standard Elektrik Lorenz Ag, 7000 Stuttgart Fernwirksystem
US4726071A (en) * 1984-12-31 1988-02-16 Orion Industries, Inc. Microprocessor controlled self-tuning resonant cavity and method
US4813014A (en) * 1986-04-14 1989-03-14 Phi Technologies, Inc. Digital audio memory system
US4905182A (en) * 1987-03-13 1990-02-27 Apple Computer, Inc. Self-configuring memory management system with on card circuitry for non-contentious allocation of reserved memory space among expansion cards
US4964038A (en) * 1987-10-28 1990-10-16 International Business Machines Corp. Data processing system having automatic address allocation arrangements for addressing interface cards
EP0471846A4 (en) * 1989-05-24 1994-09-21 Hitachi Ltd Sequence controller system
US5265238A (en) * 1991-01-25 1993-11-23 International Business Machines Corporation Automatic device configuration for dockable portable computers
CA2092486C (en) * 1992-05-11 1999-05-11 Vincent Ferri Automatic slot identification and address decoding system

Also Published As

Publication number Publication date
NO309118B1 (no) 2000-12-11
ATE181431T1 (de) 1999-07-15
EP0627101B1 (de) 1999-06-16
AU669042B2 (en) 1996-05-23
FI925779A0 (fi) 1992-12-18
AU5652794A (en) 1994-07-19
FI925779A (fi) 1994-06-19
JPH07504059A (ja) 1995-04-27
EP0627101A1 (de) 1994-12-07
US5504671A (en) 1996-04-02
NO943048L (no) 1994-08-17
JP3299755B2 (ja) 2002-07-08
NO943048D0 (no) 1994-08-17
FI93589B (fi) 1995-01-13
FI93589C (fi) 1995-04-25
DE69325365D1 (de) 1999-07-22
WO1994015291A1 (en) 1994-07-07

Similar Documents

Publication Publication Date Title
GB2345170A (en) Memory transactions on a low pin count bus
WO2002057925A3 (en) System and method for providing an improved common control bus for use in on-line insertion of line replaceable units in wireless and wireline access systems
TW357467B (en) A dual-in-line universal serial bus connector
GB2349490A (en) Memory module controller
CA2202516A1 (en) Active power down for pc card i/o applications
DK0965951T3 (da) Automatiseret adgangskontrolsystem med delt intelligens
GB2334120A (en) A method and apparatus for adding and removing components of a data processing system without powering down
WO1995024729A3 (en) Modular architecture for high bandwidth computers
EP0540206A3 (de) Informationsverarbeitungsvorrichtung zum direkten Speicherzugriff
GB2349965A (en) Memory module including a memory module controller
TW235386B (en) Cable management system with automatic mapping
EP1026598A3 (de) Adaptiver PCI-Schlitz
AU2002216728A1 (en) Topology for 66 mhz pci bus riser card system
AU4328400A (en) Add-on card with automatic bus power line selection circuit
WO2000013185A3 (de) Speichersystem
ATE181431T1 (de) Steuerungssystem
ATE136379T1 (de) Übertragungssystem zwischen einer rechnervorrichtung und peripheriegeräten
KR880009306A (ko) 직접 메모리 엑세스 제어 장치
NZ321717A (en) Secure data transfer between ic card terminal and central computer
DE59307399D1 (de) Anordnung mit steckbaren funktionseinheiten
ES2015623A6 (es) Dispositivo conector universal.
ATE95661T1 (de) Elektronisches geraet.
EP0400930A3 (de) Echtzeitredundantes Betriebssystem
ATE447210T1 (de) Vorrichtung zur erweiterung eines bussteckplatzes und system mit dieser vorrichtung
TW240301B (en) Modular architecture for high bandwidth computers

Legal Events

Date Code Title Description
8364 No opposition during term of opposition
8339 Ceased/non-payment of the annual fee